Diodes Incorporated
Back to General and HiFlex Clock Generators

PI6LC48P0405

4 Output LVPECL Networking Clock Generator

Contact Sales

Log in or register to manage email notifications about changes to datasheets or PCNs for this part.

Description

The PI6LC48P0405 is a 4-output LVPECL synthesizer optimized to generate 125MHz clock frequencies and is a member of Diodes' HiFlex family of high performance clock solutions.
The PI6LC48P0405 uses Diodes' proprietary low phase noise VCO technology and can achieve less than 0.32ps typical rms phase jitter, it is ideal for Ethernet interface in all kind of systems.

Features

  • Four differential LVPECL output pairs
  • Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input
  • Supports the following output frequency: 125MHz
  • RMS phase jitter @ 125MHz, using a 25MHz crystal
  • (1.875MHz – 20MHz): 0.14ps (typical)
  • RMS phase jitter @ 125MHz, using a 25MHz crystal (12kH – 20MHz): 0.32ps (typical)
  • Full 3.3V or 2.5V supply modes
  • -40°C to 85°C operating temperature
  • Available in lead-free package: 24-TSSOP

Applications

  • Networking systems

Product Specifications

Product Parameters

Compliance (Only Automotive(Q) supports PPAP) Standard
Supply Voltage (V) 2.5, 3.3
Additive Jitter (ps) 0.32
Skew (PS) 70
Maximum Output Frequency (MHz) 125
Input Type(s) Crystal, CMOS
Output Type(s) LVPECL
Number of Outputs 4
Ambient or Junction Temperature (°C) -40 to 85
Supported Frequencies (MHz) 125

Technical Documents

Recommended Soldering Techniques

TN1.pdf

Additional Technical Documents are available upon request:
Application information, Evaluation board, and Other technical documents

Request Documents

FAQs

PI6LC48P0405 FAQs

What is LVPECL clock and its termination?

LVPECL is Low Voltage Positive (supply) Emitter Couple Logic. Its voltage level is around 2V+/-400mV and the most use termination is 150 ohm pull-down at output pin and AC or DC coupling to an equivalent 100 ohm across pair at RX ASIC side. Check ASIC datasheet  to prevent double termination.