Log in or register
to manage email notifications about changes to datasheets or PCNs for this part.
The PI6CDBL401B is a 4-output low power buffer for 100MHz PCIe Gen1, Gen2 and Gen3 applications with integrated output terminations providing Zo=100Ω. The device has 4 output en- ables for clock management, and 3 selectable SMBus addresses.
4x 100MHz low power HCSL or LVDS compatible outputs