4-Output Low Power PCIE GEN1-2-3 Buffer
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
The PI6CDBL401B is a 4-output low power buffer for 100MHz PCIe Gen1, Gen2 and Gen3 applications with integrated output terminations providing Zo=100Ω. The device has 4 output en- ables for clock management, and 3 selectable SMBus addresses.
PCIe 3.0/2.0/1.0 clock distribution
Compliance (Only Automotive Supports PPAP) |
Standard |
|---|---|
Function |
PCIe clock buffer |
Number of Outputs |
4 |
Output Type(s) |
HCSL |
Maximum Output Frequency (MHz) |
100 |
Additive Jitter (ps) |
50 |
Supply Voltage (V) |
3.3 |
Input Type(s) |
HCSL |
Skew (PS) |
50 |
Ambient or Junction Temperature (°C) |
-40 to 85 |
Something went wrong with your request. Please try again later. If this problem continues, please contact Diodes support for assistance.
