Diodes Incorporated
Back to Differential Clock Buffers


1 to 10 Differential to LVPECL Fanout HPB Buffer

Contact Sales

Log in or register to manage email notifications about changes to datasheets or PCNs for this part.

Product Description

The PI6C4911510 is a high-performance low-skew 1-to-10 LVPECL fanout buffer. The PI6C4911510 features two selectable differential clock inputs and translates to ten LVPECL outputs. The CLK inputs accept LVPECL, LVDS, CML and SSTL signals.

PI6C4911510 is ideal for clock distribution applications such as providing fanout for low noise SaRonix-eCera oscillators.


  • FMAX < 1.5GHz
  • 10 pairs of differential LVPECL outputs
  • Low additive jitter, < 0.03ps (typ)
  • Selectable differential input pairs with single ended input option
  • Input CLK accepts: LVPECL, LVDS, CML, SSTL input level
  • Output skew: 40ps (typ)
  • Operating Temperature: -40°C to 85°C
  • Core Power supply: 2.5V ±5% & 3.3V ±10%, Output Power supply: 2.5V ±5% & 3.3V ±10%
  • Packaging (Pb-free & Green):
  • 32-pin QFN and TQFP available

Product Specifications

Product Parameters

Compliance (Only Automotive(Q) supports PPAP) Standard
Function Buffer
Number of Outputs 10
Output Type(s) LVPECL
Maximum Output Frequency (MHz) 1500
Additive Jitter (ps) 0.03
Supply Voltage (V) 2.5, 3.3
Input Type(s) Crystal, LVTTL, LVCMOS, Differential
Skew (ps) 40
Ambient or Junction Temperature (°C) -40 to 85

Technical Documents

Design tool model software

Recommended Soldering Techniques


Product Change Notices (PCNs)

A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.

PCN # Issue Date Implementation Date Subject
PCN-2520 2021-05-27 2021-08-27 Qualified Additional Bump Site and Assembly/Test (A/T) Sites
PCN-2466 2020-07-02 2020-10-02 Package Change and Additional Qualified Plating Source
PCN-2328 2018-04-12 2018-10-12 Device End of Life for tray packaging only