

App Note:

1. Select CLK0 or CLK1 as input ;
2. 2.1 Each VDD pin needs 0.1u +1uF decoupling close to pin. (e.g.: VDD, VDDO...etc)
2.2 VDD uses small R=1~2 ohm or FB(ferrite bead)+C=10uF filtering for better DC/DC ripple noise rejection
3. Place 150ohm pull-down in comp. side close to pin <=300mil.
4. Suggest to use DC coupling in LVPECL/LVDS drive input clock with 100ohm corss at input pins <200mil;
5. When in AC input drive ,VBB is used.
6. If use CMOS XO drive, needs 1k pull-up/down at CLK_ pin, refer to datasheet app. page

Set CLK_SEL logic in R8/JP1

CLK_SEL	Function
0	CLK0 is Input
1	CLK1 is Input

Title: PI6C4911510 Application Schematic		
Size: B	Document Number: Diodes Inc. Clock IC Application Engineering	Rev: 1.0
Date: Tuesday, October 01, 2024	Sheet 1 of 1	