Log in or register
to manage email notifications about changes to datasheets or PCNs for this part.
The PI6CG330440A is a 19-output very low jitter clock generator. It takes a reference input to generate 25MHz and 100MHz outputs. The on-chip termination can save 80 external resistors and make layout easier. Individual OE pin for each output provides easier power management.
It uses Diodes' proprietary design to achieve very low jitter that meets PCIe® 1.0/2.0/3.0/4.0/5.0/6.0 clock requirements.
Supports Intel's CK440Q spec
3V Supply Voltage
25MHz crystal or an input from a XO / TCXO / OCXO for meeting customer specific PPM requirements
19 differential clock output pairs @ 1.4V differential into PCI Express (PCIe) compliant test load
7 dedicated 100MHz outputs
3 dedicated 25MHz outputs
9 selectable outputs capable of driving 25M or 100MHz
85Ω Differential drivers
Programmable SSC on the 100 MHz
SMBus Programmable Configurations with multiple SMBus addresses
Two Tri-level Addresses Selection (9 SMBus Addresses)
PCIe compatible OE# control on 7 pins, and 3 wire shift / load control on all outputs
PCIe 6.0 Common Clock (RMS) Jitter <22fs
Dedicated pins for Platform Time Input & Output (PFT_IN & PFT_OUT) clocking. PFT function is bypassed as default setting to support low jitter 25MHz output. the PFT function can be enabled through SMBus Byte49.