

Make individual OEx# pull-up/down to enable/disable each output.

PWRGD/PWRDN# :

Set PWRGD/PWRDN# logic in R4/JP6
 0: Power Down Mode;
 1: Exit Power Down Mode;

SSC_EN_tti :






Set Spread Spectrum logic in R4/R5
 0=OFF, *1*=+0.3%, *11*=-0.5%

25MPG :

Set 25MPG logic in R7/JP3 in PWRGD/PWRDN#=0 condition:
 0: Disable 25M[2]
 1: Enable 25M[2]

MXCK_SEL_100# :

Set MXCK[0:8] frequency in R4/R5
 0=100MHz
 1=25MHz



Platform Time Input/Output:



SBI Interface:



PFT_LOST# - Open Drain Type
 Asserts when PFT_IN, PFT_IN# clock is not present.



App Note:

- Each VDD pin needs 0.1u +1uF decoupling close to pin. (e.g.: VDDA100M, VDDQ25M, VDD_QTAL...etc)
- VDDA100M/25M, VDDQ25M/FF use small R1=2 ohm or FB(ferrite bead)+C=10uF filtering for better DC/DC ripple noise rejection
- This is LP-RCSL type output: serial 0 ohm is optional, but it can be replace in 5 to 15 ohm for the optimal fine tune the board RX end waveform for different trace length if needed
- Note SSC_EN_tti and SMBUS address pins are power on latch select only
- Make LVDS clock, it needs AC coupling and then RX side use pull-up/down Rs to bias LVDS level, refer to datasheet;
- OEx# pins have internal pull-down, can be left open
- Connect epad in 8 to 12 vias connected to GND plane

Title: PIC6CG33040A Application Schematic		
Rev	Document Number	Rev
C	Diodes Inc. Clock IC Application Engineering	1.0
Date: Feb 29, 2014		Sheet: 1 of 1