Log in or register
to manage email notifications about changes to datasheets or PCNs for this part.
The PI6CB332001 is a 20-output very low power PCIe Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer. It is capable of distributing the reference clocks for UPI, SAS, SATA, and other applications as well. It takes an reference input to fanout twenty 100MHz low power differential HCSL outputs with on-chip terminations. The on-chip termination can save 80 external resistors and make layout easier. OE pins combined with SMBus bits as well as 3-wire side band interface provide easier power management for each output.
It uses Diodes' proprietary design to achieve very low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirement.
Supports Intel's DB2000QL spec
3.3V supply voltage
HCSL input: 100MHz (typ), up to 400MHz
20 differential low power HCSL outputs with on-chip termination
Two output enable control modes - Traditional 8 OE# pins and 20 SMBus bits - Simple 3-wire Side-Band interface real-time control
Environmental Compliance Legend: LFF: Pb-Free Finish and RoHS 5/6 TLFP: Totally Pb-Free Product and RoHS 6/6 LFGP: Pb-free Finish and Green Product, RoHS 5/6 and Halogen Free TPGP: Totally Pb-Free and Green Product, RoHS 6/6 and Halogen Free GREEN: Halogen-free and RoHS compliant RoHS: RoHS compliant but NOT halogen-free