Diodes Incorporated
Back to PCI Express (PCIe) Clock Buffers

PI6CB332000

20-Output PCIe 4.0/5.0 Clock Buffer With On-Chip Termination

Contact Sales

Log in or register to manage email notifications about changes to datasheets or PCNs for this part.

Description

The PI6CB332000 is an 20-output very low-power PCIe clock buffer. It takes an reference input to fanout 20 100MHz low-power differential HCSL outputs with onchip terminations. The on-chip termination can save 80 external resistors and make layout easier. 8 OE pins combined with SMBus register pins for controlling each output provides easier power management.


It uses Diodes' proprietary design to achieve very-low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirement.

Feature(s)

  • Supports Intel's DB2000Q pinout
  • 3.3V Supply Voltage
  • HCSL Input: 100MHz (typ), up to 200MHz
  • 20 Differential Low-Power HCSL Outputs with On-Chip Termination
  • Strapping Pins or SMBus for Configuration
  • Very-Low Jitter Outputs
    - Differential additive phase jitter: DB2000Q <30fs RMS
    - Differential additive phase jitter: PCIe Gen4 <30fs RMS
    - Differential additive phase jitter: PCIe Gen5 <20fs RMS
    - PCIe Gen1/Gen2/Gen3/Gen4/Gen5 compliant
  • Differential Output-to-Output Skew <50ps
  • Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
  • Halogen and Antimony Free. “Green” Device (Note 3)
  • Packaging (Pb-free & Green): 72-lead 10mm × 10mm TQFN

Product Specifications

Product Parameters

Compliance(Only Automotive supports PPAP) Standard
Function Buffer
Input Type(s) HCSL
Jitter RMS (ps) 0.03
Number of Outputs 20
Output Frequency (MHz) 100MHz
Output Type(s) HCSL
Skew (PS) 50
Supply Voltage (V) 3.3
Ambient or Junction Temperature (°C) -40 to 85

Technical Documents

SPICE/IBIS Model Documents

Application Information

Recommended Soldering Techniques

TN1.pdf

RoHS CofC

FAQs