Diodes Incorporated
SOT26

Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

SOT26-Chip-Image.png
SOT363

Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

SOT363.png
X2 DFN1010 6

Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

X2-DFN1010-6.png
X2 DFN1410 6

Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

X2-DFN1410-6.png
Back to Inactve Datasheet Archive

74AUP1G97 (Not Recommended for new design)

NRND = Not Recommended for New Design

Inactive Datasheet Archive

Contact Sales

Log in or register to manage email notifications about changes to datasheets or PCNs for this part.

Description

The 74AUP1G97 is a single 3-input positive configurable multiple function gate with a standard push-pull output. The output state is determined by eight patterns of 3-bit input. The user can chose the logic functions MUX, AND, OR, NAND, NOR, inverter or non-inverting buffer. All inputs can be connected to ground or Vcc as required. The device is designed for operation with a power supply range of 0.8V to 3.6V. The inputs are tolerant to 3.6V allowing this device to be used in a mixed voltage environment. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down. The user is reminded that the device can simulate several types of logic gates but may respond differently due to the Schmitt action at the inputs.

Feature(s)

  • Advanced Ultra Low Power (AUP) CMOS
  • Supply Voltage Range from 0.8V to 3.6V
  • ±4mA Output Drive at 3.0V
  • Low Static power consumption
  • IC < 0.9µA
  • Low Dynamic Power Consumption
  • CPD = 0.6pF Typical at 3.6V
  • Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. The hysteresis is typically 950mV at VCC = 3.0V
  • IOFF Supports Partial-Power-Down Mode Operation
  • ESD Protection per JESD 22
  •      Exceeds 200-V Machine Model (A115)
         Exceeds 2000-V Human Body Model (A114)
         Exceeds 1000-V Charged Device Model (C101)
  • Latch-Up Exceeds 100mA per JESD 78, Class I
  • Standard SOT26 and SOT363 packages
  • Leadless packages per JESD30E
  •       DFN1410 denoted as X2-DFN1410-6
          DFN1010 denoted as X2-DFN1010-6
         DFN0910 denoted as X2-DFN0910-6
  • Totally Lead-Free & Fully RoHS Compliant
  • Halogen and Antimony Free. “Green” Device

Application(s)

  • Suited for battery and low power needs
  • Voltage Level Shifting
  • General Purpose Logic
  • Power Down Signal Isolation
  • Wide array of products such as: PCs, networking, notebooks, netbooks, PDAs Tablet Computers, E-readers Computer peripherals, hard drives, CD/DVD ROM TV, DVD, DVR, set top box Cell Phones, Personal Navigation / GPS MP3 players ,Cameras, Video Recorders

Product Specifications

Product Parameters

Family AUP
Description 3 Input Configurable Multi-Functional Gate
Number of Gates 1
Output Current (mA) 4
Output Type Push-Pull
tpd max @ (1.5V) 9.6
tpd max @ 1.8V (ns) 7.8
tpd max @ 2.5V (ns) 5.8
tpd max @ 3.3V (ns) 5.1
tpd max @ 5.0V (ns) -
VCC Maximum Rating -
VCC Min (V) 0.8

Technical Documents

Recommended Soldering Techniques

TN1.pdf