Diodes Incorporated
SO 8

Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.

SO-8.png
Back to MOSFET Master Table

DMT6009LSS

60V N-CHANNEL ENHANCEMENT MODE MOSFET

Contact Sales

Log in or register to manage email notifications about changes to datasheets or PCNs for this part.

Description

This new generation MOSFET is designed to minimize the on-state resistance (RDS(ON)), yet maintain superior switching performance, making it ideal for high efficiency power management applications.

Feature(s)

  • 100% Unclamped Inductive Switch (UIS) Test in Production
  • High Conversion Efficiency
  • Low RDS(ON) – Ensures On-State Losses Are Minimized
  • Excellent Qgd x RDS(ON) Product (FOM)
  • Advanced Technology for DC-DC Converters

Application(s)

  • Power Management Functions
  • DC-DC Converters
  • Backlighting

Product Specifications

Product Parameters

AEC Qualified No
Compliance (Only Automotive(Q) supports PPAP) Standard
Polarity N
ESD Diodes (Y|N) No
|VDS| (V) 60 V
|VGS| (±V) 20 ±V
|IDS| @TA = +25°C (A) 10.8 A
PD @TA = +25°C (W) 1.6 W
RDS(ON)Max@ VGS(10V)(mΩ) 9.5 mΩ
RDS(ON)Max@ VGS(4.5V)(mΩ) 12 mΩ
|VGS(TH)| Max (V) 2 V
QG Typ @ |VGS| = 4.5V (nC) 15.6 nC
QG Typ @ |VGS| = 10V (nC) 33.5 nC
CISS Typ (pF) 1925 pF
CISS Condition @|VDS| (V) 30 V

Related Content

Packages

Applications

Technical Documents

SPICE Model

Recommended Soldering Techniques

TN1.pdf

Product Change Notices (PCNs)

A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.

PCN # Issue Date Implementation Date Subject
PCN-2403 2019-03-25 2019-06-19 Qualification of Additional Wafer Solderable Front Metal Plating, Back Grinding and Back Metal Process Source, Additional Wafer Source, or Additional Assembly and Test site for Select Products.

FAQs

Related Application FAQs