Image shown is for reference only. Actual package may vary. Refer to the product data sheet for package details.
SO-8.pngNRND = Not Recommended for New Design
COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET
Contact Sales
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
This MOSFET has been designed to ensure that RDS(on) of N and P channel FET are matched to minimize losses in both arms of the bridge. The DMC4040SSD is optimized for use in 3 phases brushless DC motor circuits (BLDC), CCFL backlighting.
| Compliance (Only Automotive supports PPAP) | Standard |
|---|---|
| CISS Condition @|VDS| (V) | 20, 20 |
| CISS Typ (pF) | 1790, 1643 |
| Compliance (Only Automotive(Q) supports PPAP) | Standard |
| ESD Diodes (Y|N) | No |
| |IDS| @TA = +25°C (A) | 5.5, 5.8 |
| PD @TA = +25°C (W) | 1.8 |
| Polarity | N+P |
| QG Typ @ |VGS| = 10V (nC) | 37.6, 33.7 |
| AEC Qualified | Yes |
| RDS(ON)Max@ VGS(10V)(mΩ) | 45, 45 |
| RDS(ON)Max@ VGS(4.5V)(mΩ) | 60, 60 |
| |VDS| (V) | 40, 40 |
| |VGS| (±V) | 20, 20 |
| |VGS(TH)| Max (V) | 1.8, 1.8 |
A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.
| PCN # | Issue Date | Implementation Date | Subject |
|---|---|---|---|
| PCN-2498 | 2021-04-07 | 2021-04-07 | Qualification of Additional Wafer Source, and Additional Assembly and Test (A/T) Site for Select Discrete Products |
