8-Bit Shift Register 8-Bit Output Register
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
The 74HC595 is an high speed CMOS device. An eight bit shift register accpets data from the serial input (DS) on each positive transition of the shift register clock (STCP). When asserted low the reset function ( ) sets all shift register values to zero and is indepent of all clocks. Data from the input serial shift register is placed in the output register with a rising pulse on the storages resister clock.(SHCP). With the output enable ( asserted low the 3-state outputs Q0-Q7 become active and present th All registers capture data on rising edge and change output on the falling edge. If both clocks are connected together the input shift register is always one clock cycle ahead of the output register.
Number of Gates | - |
---|---|
Family | HC |
VCC Min (V) | 2 V |
VCC Maximum Rating | 6 V |
tpd max @ (1.5V) | - ns |
tpd max @ 1.8V (ns) | - ns |
tpd max @ 2.5V (ns) | 220 ns |
tpd max @ 3.3V (ns) | - ns |
tpd max @ 5.0V (ns) | 44 ns |
Input/ Output Current | 4 |
Description | 8-Bit Shift Register 8-Bit Output Register |
Output Type | Push-Pull |
A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.
PCN # | Issue Date | Implementation Date | Subject |
---|---|---|---|
PCN-2512 | 2021-04-16 | 2021-07-16 | Qualified Additional Assembly & Test (A/T) Site |