NOTE: Datasheet may not yet reflect updated package obsolescence/phase out status or Package Drawing. Please refer to the BUY NOW tab for the most up to date package options and drawings. Please refer to PCN/PDN tabs for most current package obsolescence/phase out status.
Log in or register
to manage email notifications about changes to datasheets or PCNs for this part.
The PI6ULS5V9627A is a CMOS integrated circuit intended for Fast-mode Plus (Fm+) I2C-bus or SMBus applications. It can provide level shifting between low voltage (down to 0.6V) and higher voltage (2.2V to 5.5V) in mixed-mode applications.
The PI6ULS5V9627A enables the system designer to isolate two halves of a bus for both voltage and capacitance, accommodating more I2C devices or longer trace length. It also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 540 pF at 1 MHz or up to 4000 pF at lower speeds. The SDA and SCL pins are overvoltage tolerant and are high-impedance when the PI6ULS5V9627A is unpowered.
The 2.2V to 5.5V bus port B drivers have the static level offset, while the adjustable voltage bus port A drivers eliminate the static offset voltage. This results in a LOW on the port B translating into a nearly 0V LOW on the port A which accommodates the smaller voltage swings of lower voltage logic. The EN pin is referenced to VCC(B) and can also be used to turn the drivers on and off under system control.
4 channel, bidirectional buffer isolates capacitance and allows 540pF on either side of the device at 1 MHz and up to 4000 pF at lower speeds
Voltage level translation from 0.6V to 5.5V and from 2.2V to 5.5V
Port A operating supply voltage range of 0.6V to 5.5V with normal levels( 0.4VCC(A) + 0.8 V ≤ VCC(B) )
Port B operating supply voltage range of 2.2V to 5.5V with static offset level
5V tolerant I2C-bus and enable pins
0 Hz to 1 MHz clock frequency (the maximum system operating frequency may be less than 1MHz because of the delays added by the repeater)
Active HIGH repeater enable input referenced to VCC(B)
Latching free operation
Supports arbitration and clock stretching across the repeater
Accommodates Standard-mode, Fast-mode and Fast-mode Plus I2C-bus devices, SMBus (standard and high power mode), PMBus and multiple masters