Very Low Power 8-Output PCIe Clock Buffer With On-Chip Termination
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
The PI6CB33802 is an eight-output very-low-power PCIe PCIe Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer. It takes a reference
input to fanout eight 100MHz low-power differential HCSL outputs with on-chip terminations. The on-chip termination can save 32 external resistors and make layout easier. An individual OE pin for each output provides easier power management.
It uses Diodes proprietary PLL design to achieve very-low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirements.
Other than PCIe 100MHz support, this device also supports Ethernet application with 50MHz, 125MHz, and 133.33MHz via
SMBus. It provides various options, such as different slew rate and amplitude, through SMBUS, so users can configure the device easily to get the optimized performance for their individual boards.
|Compliance(Only Automotive supports PPAP)||Standard|
|Jitter RMS (ps)||0.05|
|Number of Outputs||8|
|Output Frequency (MHz)||100MHz, 125MHz, 133.33MHz, 156.25MHz|
|Supply Voltage (V)||3.3|
|Ambient or Junction Temperature (°C)||-40 to 85|