Very Low Power 6-Output PCIe Gen 4 Clock Buffer with on chip termination
Log in or register to manage email notifications about changes to datasheets or PCNs for this part.
The PI6CB18601 is an 6-output very low power PCIe Gen1/Gen2/ Gen3/Gen4 clock buffer. It takes an reference input to fanout eight 100MHz low power differential HCSL outputs with on-chip terminations. The on-chip termination can save 24 external resistors and make layout easier. Individual OE pin for each output provides easier power management.
It uses Diodes proprietary PLL design to achieve very low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4 requirements. Other than PCIe 100MHz support, this device also support Ethernet application with 50MHz or 125MHz via SMBus. It provides various options such as different slew rate and amplitude through strapping pins or SMBUS so that users can configure the device easily to get the optimized performance for their individual boards.
|Compliance(Only Automotive supports PPAP)||Standard|
|Function||PCIe clock buffer|
|Jitter RMS (ps)||0.1|
|Number of Outputs||6|
|Output Frequency (MHz)||100|
|Supply Voltage (V)||1.8|
|Ambient or Junction Temperature (°C)||-40 to 85|