


Select CL=8pF Crystal can have load cap. C1=C2=8pF, other CL crystal C1=C2=2xCL-8

Put close pin <300mil

25M CMOS for LAN Ref. CLK


R1\*, R2\* for SMBUS address set



SS\_SEL : "H" => -0.5% SSC on  
 SS\_SEL : "M" or "L" => SSC off  
 Use SMBUS to set -0.25% SSC

**App Note:**

1. All VDD pin needs 0.1u +1uF decoupling cloase to pin
2. VDDA, VDDOSC use small R+C filtering for better DC noise rejection
3. This is LP\_HCSL type output
4. Since OSC pin cap.=5pF so select CL=8pF crystal can C1=C2=8pF, other CL value crystal C1=C2=2xCL-5-3, 3 is C\_stray pF
5. Note SSC\_EN and SMBUS address pins are power on latch once set;
6. OEx pins have internal pull-down
7. Make LVDS clock, it needs AC coupling and then RX side use pull-up/down Rs to bias LVDS level, refer to datasheet;
8. Connect epad in 6 vias to GND plane



**4 Low Power HCSL Output**

Title		
Pi6CG33401C Application Schematic		
Size	Document Number	Rev
B	Diodes Inc. Clock IC Application Engineering	1.0
Date:	Monday, May 04, 2020	Sheet 1 of 1