


Set SADR logic in R1/R2  
 "0"=D6, "M"=D8, "1"=D9

Set PLL BW logic in R4/R5  
 "0"=L\_BW, "M"=Bypass, "1"=H\_BW



**8 Low Power HCSL Output**

**App Note:**

1. All VDD pin needs 0.1u +1uF decoupling close to pin
2. VDDA use small R=2ohm+C=2uF filtering for better DC/DC ripple noise rejection
3. This is LP\_HCSL type output: serial 0ohm R is optional, but it can be replace in 5 to 15 ohm for the optimal fine tune the board RX end waveform for different trace length if needed
4. Note, SMBUS address and PLL Bypass pins are power on latch once set;
5. OE# pins have internal pull-down
6. Connect epad in 8 vias to GND plane
7. To Make LVDS output clock, it needs AC coupling and then RX side use pull-up/down Rs to bias in LVDS level, refer to datasheet;

Title		
Pi6CB33801/2 Application schematic		
Size B	Document Number Diodes Inc. Clock IC Application Engineering	Rev 1.0
Date:	Monday, June 10, 2019	Sheet 1 of 1