

The Complete Interface Solution

Document DATE June 17, 2014

DOCUMENT-REV 1.0

PAGE Page 1 of 2

# PI6C557-03A Application and PCB Guide

Pericom Application Engineering

## 1. Introduction

PI6C557-03A is a high performance clock generator for PCIe 1.0 and 2.0 reference clock applications. This document is to provide customer application information.

## **2. Application Schematic**



#### PCB Note:

- 1 Put each VDD 0.1uF decoupling cap. at least, all GND on one solid GND plane
- 2 On VDDA use serial 2.2 ohm in R7 to replace FB for better low frequency noise filtering
- 3 Leave un-used CLKx and /CLKx open
- 4 For small size crystal 3225 for example, choose R1=360
- 5 For output frequency and SSCG setting, please refer to the datasheet logic table

## **3.** Crystal Circuit Layout

- 1) X1 and X2 pins are connected to crystal trace loop which should be very narrow without any board via in the loop and need keep-out around the traces;
- 2) Place crystal closer to the IC X1, X2 pins as possible and route crystal C1 and C2 load caps. on the top layer without via during to the crystal pins;
- 3) Keep external load cap. C4 and C5 GND pins close together to reduce board noise coupling into these caps. Design guide C1=C2=2x(CL-6) in -2pF if PCB trace has via, CL is any selected crystal's datasheet spec. load cap.

## 4. Crystal input (X1) CMOS Drive

X1 pin can accept external 25MHz CMOS input clock, just treat this X1 pin as general CMOS input pin , while leave X2 pin just simply open:

(1)3.3V 25MHz CMOS XO clock can directly in DC drive X1 pin;



Document DATE June 17, 2014		DOCUMENT-REV 1.0	PAGE Page 2 of 2
--------------------------------	--	------------------	---------------------

(2) For <3.3V 25MHz XO, it needs AC coupling to drive X1 pin.

(3) The trace end pull-up/down in 1000hm thevenin termination is optional before drive X1 pin, which needs AC coupling too with V swing <3.3V. This way will consume bias current and more CMOS drive power.



External 25MHz XO Clock Drive X1 pin Example

### 5. HCSL Differential Output Layout

Place 33ohm serial and 50 ohm pull down <250mil close to IC output pins on comp. side. A 475 ohm resistor to GND must be connected on pin 9 (IREF) for output drive current control. PCB example is the following:

