**Verification of PI6C10804 IBIS model**

1. **Introduction: to verify the correlation between the ibis model and hspice model, we need to do some simulations:**

**The frequency of signal is 100MHz:** Vin in 0 pulse (0 pwr 0 0.2n 0.2n 4.8n 10n)

Add **50Ω** resistor between the output and VDD and **5p** capacitance to the OUTPUT

PI6C10804

**VOUT**

**SCL\_C**

**SDA\_C**

**R**

**SCL\_C**

**SDA\_C**

**Input Signals**

**SCL\_C**

**SDA\_C**

**VIN**

**SCL\_C**

**SDA\_C**

**VDD**

**SCL\_C**

**SDA\_C**

CLK0

**SCL\_C**

**SDA\_C**

IN

**SCL\_C**

**SDA\_C**

**C**


**SCL\_C**

**SDA\_C**


1. **Vdd=1.5V**
2. Simulation **without** package data;
3. Simulation **with** package data.
4. **Vdd=1.8V**
5. Simulation **without** package data;
6. Simulation **with** package data.
7. **Vdd=2.5V**
8. Simulation **without** package data;
9. Simulation **with** package data.
10. **Conclusion:**

For the verification, the simulation results of IBIS model can match quite well with the HSPICE model at different simulating conditions.


1. **Simulation Result:**
2. **Vdd=1.5V**
3. Simulation **without** package data;




1. Simulation **with** package data.




1. **Vdd=1.8V**
2. Simulation **without** package data;




1. Simulation **with** package data.



1. **Vdd=2.5V**
2. Simulation **without** package data;



1. Simulation **with** package data.

****