


Pull-down resistor is to ensure DC voltage of main link is biased at 0V.


To avoid stub creation, main link trace should be widened immediately before and after connecting to the resistor pad in layout.

At least 1pc 4.7uF and 4pc 0.1uF decoupling capacitors are recommended.
Each decoupling capacitor should be connected to PCB power plane via shortest path.


DP Source 2



Title		
PI3PCIE3412 DP 1:2 Application Circuit with 1.3-2.0Vbias		
Size	Document Number	Rev A
Date:	Wednesday, March 21, 2012	Sheet 2 of 4




DP Source 3



Same goes for
other Main Link


DP Source 4



Same goes for
other Main Link


SEL_GPIO4>>

3V3_4




VDD and GND pins should be
shorted to PCB power planes
via shortest paths.

3V3_4





At least 1pc 4.7uF and 4pc 0.1uF
decoupling capacitors are
recommended.
Each decoupling capacitor should
be connected to PCB power plane
via shortest path.



Pull-down resistor is to ensure DC
voltage of main link is biased at 0V.

To avoid stub creation, main link
trace should be widened immediately
before and after connecting to the
resistor pad in layout.

3V3_4



Title		
PI3PCIE3412 DP 2:1 Application Circuit with 1.3-2.0Vbias		
Size	Document Number	Rev A
Date:	Wednesday, March 21, 2012	Sheet 4 of 4