

## General Introduction

This document is mainly for Pericom ReDriver with I2C master mode feature. The user should follow it for system application with external EEPROM for Pericom ReDriver register data.

It supports Pericom Redrivers in list below.

- ✓ **PI3EQX1204-C**
- ✓ **PI3EQX12908A**
- ✓ **PI3EQX8908A**
- ✓ **PI3EQX8904**
- ✓ **PI3EQX10908A**
- ✓ **PI3EQX10964A**

## Control pins for I2C master mode

All of these listed redrivers have the control pins below for I2C master mode and should be noted in system application.

- **ENI2C** pin, when it is HIZ or FLOAT, the redriver register setting will be configured from external EEPROM that means redriver as Master Mode.

ENI2C	I	I <sup>2</sup> C Enable Pin. The pin is tied internally to V <sub>DD</sub> /2. When LOW, each channel is programmed by the external pin voltage. When HIGH, each channel is programmed by the data stored in the I <sup>2</sup> C bus. When FLOAT, data is accesses from external EEPROM (Master Mode).
-------	---	---

- **AD[3...0]** pins, they will decide I2C address byte.

AD[0:3]	I	I <sup>2</sup> C programmable address bits. AD[0:2] have internal 100K-Ohm pull-up. AD[3] is internally tied to V <sub>DD</sub> /2.
---------	---	---

- **I2C\_RESET#** pin, it will reset register setting when it goes to low.

I2C_RESET#	I	Reset Pin for I <sup>2</sup> C. When, reset the registers to default states.
------------	---	--

- **All\_DONE** pin, it will output valid register load complete status.

ALL_DONE	O	Valid Register Load Status Output. When LOW, the external EEPROM load has failed. When HIGH, the external EEPROM load is successful.
----------	---	--

- **SCL/SDA** pins, they're I2C bus signal lines.

SCL	I/O	I <sup>2</sup> C SCL clock input/output. This pin becomes clock output when loading from EEPROM. (ENI2C = FLOAT)
SDA	I/O	I <sup>2</sup> C SDA data input/output.

## ReDriver Register Data location in external EEPROM

When a system is designed for using the external EEPROM, the external EEPROM address byte must be 0xA0h and capable of 400 kHz operation at 3.3V supply. And the user needs to set the AD[3:0] inputs for I2C address byte. Table below is the relation of EEPROM data starting location vs ReDriver address.

ReDriver Address Pins	External EEPROM
AD3, AD2,AD1,AD0	Data Starting Location
0000	00h
0001	10h
0010	20h
0011	30h
0100	40h
0101	50h
0110	60h
0111	70h
1000	80h
1001	90h
1010	A0h
1011	B0h
1100	C0h
1101	D0h
1110	E0h
1111	F0h

**Note:** ReDriver address pins setting should be suitable for external EEPROM size. Maximum ReDrivers on I2C bus are sixteen.

## Single Redriver Application at I2C master mode

Figure1 is single ReDriver application circuit sample only for control pins at I2C master mode.

### Single ReDriver Circuit Design for I2C MASTER Mode




Figure1 Single ReDriver Application Circuit Sample

In this design sample, all the ReDriver address pins are pulled low, so the ReDriver register data will be loaded from 0x00h of external EEPROM.

Below is an example of a 2 kbits (256 x 8-bit) EEPROM in hex format for ReDriver setting. **RED Bold** fonts are register data from Byte0 to Byte15 for ReDriver in first line for this single ReDriver application.

```
:10000000000000FF0000FFFFFFFF0000FF620177
:1000100000000000000000000000000000000000E0
:1000200000000000000000000000000000000000D0
:1000300000000000000000000000000000000000C0
:1000400000000000000000000000000000000000B0
:1000500000000000000000000000000000000000A0
```





Figure3 is multiple Redrivers application circuit sample only for control pins in I2C master mode.  
Multiple ReDrivers Circuit Design for I2C MASTER Mode




Figure3 Four ReDrivers Application Circuit Sample

Figure4 is the reading waveform on I2C bus when Multiple ReDrivers is working at I2C master mode based on the setting above.



Figure4 Reading Waveform for Multiple ReDriver Application at I2C master mode

## Power –on Sequencing

Proper power-on sequencing should be taken care for I2C master reading. The customer system power-on sequence should make sure that the I2C reading action MUST complete before all of high speed protocol training link like PCIE or SATA/SAS.

**Caution:** If the reading action is delayed to process of high speed training link, the protocol connection may have the fail because the redriver setting is not ready.

**History**

Version 1.0  
Version 1.1  
Version 1.2

Original Version  
Updated Version  
Updated Version

Feb. 14, 2014  
Nov. 17, 2015  
Mar. 15, 2016