



#### 19-Output PCIe 5.0/6.0 Clock Generator With On-chip Termination

## Description

The DIODES PI6CG330440A is a 19-output very low jitter clock generator. It takes an reference input to generate 25MHz and 100MHz outputs. The on-chip termination can save 80 external resistors and make layout easier. Individual OE pin for each output provides easier power management.

It uses Diodes' proprietary design to achieve very low jitter that meets PCIe<sup>®</sup> 1.0/2.0/3.0/4.0/5.0/6.0 clock requirements.

#### Features

- Supports Intel's CK440Q spec
- 3.3V Supply Voltage •
- 25MHz crystal or an input from a XO / TCXO / OCXO for meeting customer specific PPM requirements
- 19 differential clock output pairs @ 1.4V differential into PCI • Express (PCIe) compliant test load
  - 7 dedicated 100MHz outputs
  - 3 dedicated 25MHz outputs
  - 9 selectable outputs capable of driving 25M or 100MHz
- 85Ω Differential drivers
- Programmable SSC on the 100 MHz
- SMBus Programmable Configurations with multiple SMBus addresses
- Two Tri-level Addresses Selection (9 SMBus Addresses)
- PCIe compatible OE# control on 7 pins, and 3 wire shift / load control on all outputs
- PCIe 6.0 Common Clock (RMS) Jitter <22fs
- Dedicated pins for Platform Time Input & Output (PFT IN & PFT\_OUT) clocking. PFT function is bypassed as default setting to support low jitter 25MHz output. the PFT function can be enabled through SMBus Byte49.
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/guality/product-definitions/

- Packaging (Pb-free & Green):
  - 100-Contact, 8 x 8 mm UQFN (ZUD)


<sup>1.</sup> No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

<sup>2.</sup> See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.






## **Block Diagram**







## **Pin Configuration**







## **Pin Description**

Pin Number	Pin Name	Ту	ре	Description
A1	25MPG	Input, PDT	LVTTL	Input to assert power good for the 25M2 output pair before PWRGD is asserted. It has internal pull down resistor.
A2	25M1#	Output	HCSL	±0.7V differential 25MHz clock complement output.
A3	25M1	Output	HCSL	±0.7V differential 25MHz clock true output.
A4	25M0#	Output	HCSL	±0.7V differential 25MHz clock complement output.
A5	25M0	Output	HCSL	±0.7V differential 25MHz clock true output.
A6	PFT_OUT	Output	HCSL	±0.7V 25MHz differential platform time output.
A7	PFT_OUT#	Output	HCSL	±0.7V 25MHz differential platform time complement output.
A8	PFT_IN	Input, PDT	HCSL	±0.7V 25MHz differential platform time input.
A9	PFT_IN#	Input, PDT	HCSL	±0.7V 25MHz differential platform time input.
A10	SCLK	Input, PDT	LVTTL	SMBus slave clock input.
A11	SMB_ADR0_tri	Input	LVTTL	Tri-level LVTTL input to select SMBus address. This pin has internal pull up and pull down resistors. Refer to tri-level input threshold table.
A12	VDDXTAL	Power	_	Power supply for crystal and clock input.
A13	XIN_CLKIN	Input, PDT		Crystal input/Single-ended input.
A14	GNDXTAL	GND	_	Ground for crystal
A15	NC	_	_	No connect
A16	SSC_EN_tri	Input	LVTTL	Tri-level input to enable or disable spread spectrum. Refer to tri-level input threshold table. 0 = SSC off, MID = -0.3% max, and HIGH = -0.5% max. It has internal pull down resistor."
A17	PWRGD/ PWRDN#	Input	LVTTL	Input to power up or power down the device. It has internal pull up resistor.
A18	100M6#	Output	HCSL	±0.7V differential 100MHz clock complement output.
A19	100M6	Output	HCSL	±0.7V differential 100MHz clock true output.
A20	100M5#	Output	HCSL	±0.7V differential 100MHz clock complement output.
A21	100M5	Output	HCSL	±0.7V differential 100MHz clock true output.
A22	100M4#	Output	HCSL	±0.7V differential 100MHz clock complement output.
A23	100M4	Output	HCSL	±0.7V differential 100MHz clock true output.
A24	100M3#	Output	HCSL	±0.7V differential 100MHz clock complement output.
A25	100M3	Output	HCSL	±0.7V differential 100MHz clock true output.
A26	OE3#	Input, PDT	LVTTL	Active low input for enabling 100M3. 1 = disable output, 0 = enable output. It has internal pull down resistor.
A27	100M2#	Output	HCSL	±0.7V differential 100MHz clock complement output.
A28	100M2	Output	HCSL	±0.7V differential 100MHz clock true output.





Pin Number	Pin Name	Ту	ре	Description
A29	OE2#	Input, PDT	LVTTL	Active low input for enabling 100M2. 1 = disable output, 0 = enable output. It has internal pull down resistor.
A30	OE1#	Input, PDT	LVTTL	Active low input for enabling 100M1. 1 = disable output, 0 = enable output. It has internal pull down resistor.
A31	100M1#	Output	HCSL	±0.7V differential 100MHz clock complement output.
A32	100M1	Output	HCSL	±0.7V differential 100MHz clock true output.
A33	100M0#	Output	HCSL	±0.7V differential 100MHz clock complement output.
A34	100M0	Output	HCSL	±0.7V differential 100MHz clock true output.
A35	MXCK8#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A36	MXCK8	Output	HCSL	±0.7V differential multiplexable clock true output.
A37	MXCK7#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A38	MXCK7	Output	HCSL	±0.7V differential multiplexable clock true output.
A39	MXCK6#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A40	MXCK6	Output	HCSL	±0.7V differential multiplexable clock true output.
A41	MXCK5#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A42	MXCK5	Output	HCSL	±0.7V differential multiplexable clock true output.
A43	MXCK4#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A44	MXCK4	Output	HCSL	±0.7V differential multiplexable clock true output.
A45	MXCK3#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A46	MXCK3	Output	HCSL	±0.7V differential multiplexable clock true output.
A47	MXCK2#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A48	MXCK2	Output	HCSL	±0.7V differential multiplexable clock true output.
A49	MXCK1#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A50	MXCK1	Output	HCSL	±0.7V differential multiplexable clock true output.
A51	MXCK0#	Output	HCSL	±0.7V differential multiplexable clock complement output.
A52	MXCK0	Output	HCSL	±0.7V differential multiplexable clock true output.
A53	SBI_OUT	Output	LVTTL	Side Band Interface data output.
A54	SBI_CLK	Input, PDT	LVTTL	Side Band Interface clock input for shifting/loading the SBI interface. It has internal pull down resistor.
A55	25M2#	Output	HCSL	±0.7V differential 25MHz clock complement output.
A56	25M2	Output	HCSL	±0.7V differential 25MHz clock true output.
B1	VDDA25M	Power	_	Analog power supply for 25M outputs.
B2	NC	_	_	No connect
B3	NC	_	_	No connect
B4	PFT_LOST#	Output	Open Drain	Asserts when PFT_IN, PFT_IN# clock is not present.
B5	NC	_	_	No connect
B6	VDDPT	Power	_	Power supply for platform time circuit and digital.
B7	NC	_	_	No connect





Pin Number	Pin Name	Ту	pe	Description
B8	SDATA	Input/ Output	Open Drain	Open drain bi-directional SMBus data pin.
В9	SMB_ADR1_tri	Input	LVTTL	Tri-level LVTTL input to select SMBus address. This pin has internal pull up and pull down resistors. Refer to tri-level input threshold table.
B10	GNDS	GND	_	Package shield ground for crystal oscillator circuit. This pin is not con- nected internally.
B11	XOUT	Output		Output of internal crystal oscillator. This pin should be left floating if CLK_IN function is being used.
B12	NVGND	GND	_	Ground
B13	NC	_	_	No connect
B14	OE6#	Input, PDT	LVTTL	Active low input for enabling 100M6. 1 = disable output, 0 = enable output. It has internal pull down resistor.
B15	OE5#	Input, PDT	LVTTL	Active low input for enabling 100M5. 1 = disable output, 0 = enable output. It has internal pull down resistor.
B16	NC	_	_	No connect
B17	VDDA100M	Power	_	Analog power supply for 100M outputs.
B18	NC	_	_	No connect
B19	OE4#	Input, PDT	LVTTL	Active low input for enabling 100M4. 1 = disable output, 0 = enable output. It has internal pull down resistor.
B20	NC	_	_	No connect
B21	VDD100M	Power	_	Power supply for 100M outputs.
B22	NC	_	_	No connect
B23	VDD100M	Power	_	Power supply for 100M outputs.
B24	NC	_	_	No connect
B25	NC	_	_	No connect
B26	NC	_	_	No connect
B27	OE0#	Input, PDT	LVTTL	Active low input for enabling 100M0. 1 = disable output, 0 = enable output. It has internal pull down resistor.
B28	NC	_	_	No connect
B29	VDDMXCK	Power	_	Power supply for MXCK outputs.
B30	NC	_	_	No connect
B31	NC	_	_	No connect
B32	VDDMXCK	Power	_	Power supply for MXCK outputs.
B33	NC	_	_	No connect
B34	NC	_	_	No connect
B35	VDDMXCK	Power	_	Power supply for MXCK outputs.
B36	NC	_	_	No connect
B37	NC	_	_	No connect
B38	MXCK_ SEL_100M#	Input	LVTTL	Input to select the source of the multiplexable clock outputs. 0 = 100  MHz, $1 = 25  MHz$ . It has internal pull down resistor.





Pin Number	Pin Name	Ту	ре	Description
B39	NC	_	_	No connect
B40	VDDMXCK	Power	_	Power supply for MXCK outputs.
B41	NC	_	_	No connect
B42	SHFT_LD#	Input, PDT	LVTTL	Input to control shifting and loading of the Side-Band Interface to the Output Enable Control Register. The pin has internal pull down resistor.
B43	SBI_IN	Input, PDT	LVTTL	Side Band Interface data input. It has internal pull down resistor.
B44	NC	_	_	No connect
C1	EPAD	GND	_	Connect EPAD to ground.





100M[6:0]

Disabled Disabled Disabled Disabled Running Running

## Power Down Tolerant (PDT)

The pins with PDT type may be driven by external signals when the device is in a power down or reset condition. The device must reset and power up properly if these pins are driven to any valid voltage prior to the assertion of VDD or PWRGD#.

Power Management	Table for 100M[6:	0] Outputs			
PWRGD/PWRDN#	OEx# Pin	SMBus OE Bit	SBI Mask Bit	SBI Output Control Register	1
0	Х	Х	Х	Х	
	1	Х	Х	Х	
	Х	0	Х	Х	
1	Х	Х	0	0	
	0	1	Х	1	
	0	1	1	x	

#### 100301 ( 01 0 р

#### Power Management Table for 25M[2:0] and MXCK[8:0] Outputs

PWRGD/PWRDN#	SMBus OE Bit	SBI Mask Bit	SBI Output Control Register	25MPG	25M[1:0], MXCK[8:0]	25M[2]
0	Х	Х	Х	0	Disabled	Disabled
0	Х	Х	Х	1	Disabled	Running
	0	Х	Х	Х	Disabled	Disabled
1	1	0	0	Х	Disabled	Disabled
1	1	Х	1	Х	Running	Running
	1	1	Х	Х	Running	Running

## **Power Good and Power Down**

PWRGD is asserted high and de-asserted low. De-assertion of PWRGD (pulling the signal low) is equivalent to indicating a power down condition. PWRGD (assertion) is used by the PI6CG330440A to sample initial configurations such as SMB\_ADRn\_tri selections.

After PWRGD has been asserted high for the first time, the pin becomes a PWRDN# (Power Down) pin that can be used to shut off all clocks cleanly and instruct the device to invoke power savings mode. PWRDN# is a completely asynchronous active low input. When entering power savings mode, PWRDN# should be asserted low prior to shutting off the input clock or power to ensure all clocks shut down in a glitch free manner. When PWRDN# is de-asserted high, all clocks will start and stop without any abnormal behavior and will meet all AC and DC parameters. The assertion and de-assertion of PWRDN# is asynchronous.

When PWRDN# is sampled low by two consecutive rising edges of 100M#, all differential outputs must held low on the next 100M# high to low transition, as shown in Figure 1.


PWRGD to the clock buffer shall not be asserted before VDD reaches VDDmin. Prior to VDDmin it is recommended to hold PWRGD low (less than 0.5V).

The power-up latency TSTABLE is to be less than 5 ms. This is the time from the assertion of the PWRGD signal to the time that stable clocks are output from the buffer chip. All differential outputs stopped in a Low/Low condition resulting from power down must be driven high in less than 300 µs of PWRGD assertion to a voltage greater than 200 mV, as shown in Figure 2.





#### **PWRDN#** Assertion



### Figure 1. PWRDN# Assertion Timing

#### **PWRGD** Assertion




Figure 2. PWRGD Assertion Timing





## **Output Enable Control**

The PI6CG330440A has three methods for enabling and disabling outputs. In order for an output to be enabled, ALL three methods must enable the output. If ANY method disables the output, the output will be disabled. Clocks always start and stop in a glitch free manner, meaning duty cycle requirements are still met.

The first is the traditional method of OE# pins that are used for PCI Express clock enabling at the PCIe connector. Each of the 7 dedicated 100MHz clock outputs can be enabled or disabled with the OE[6:0]# pins individually. The OE# pin must be pulled low to enable the output.

The second method is by using the SMBus output enable bits. Any of the 19 outputs have dedicated SMBus output enable bits in Bytes[0:2] of the SMBus register set that can enable or disable the clock outputs. The Output Enable bits in the SMBus registers are active high and are set to enable by default.

The third is using the Side Band Interface (SBI). This is a DB2000QL compatible method of enabling outputs using a hardware shift / load method. Refer to Power Management Tables for the truth table for enabling and disabling outputs via hardware and software. All three methods must be set to "enable" for the clock to be active on that pin.

#### Side-Band Interface

This interface consists of SBI\_IN, SBI\_CLK, SHFT\_LD#, and SBI\_OUT pins. When the SHFT\_LD# pin is high, the rising edge of SBI CLK can shift DATA into the shift register. After shifting data, the falling edge of SHFT LD# loads the shift register contents to the output control register.

Since the PI6CG330440A has dedicated pins for the SBI, both SBI and the traditional SMBus methods are active at the same time. There are SMBus registers for masking off the disable function of the SBI interface. When set to a one, the mask register forces the SBI interface for its respective output to indicate 'enabled'. This prevents accidentally disabling critical outputs when using the SBI. However the traditional SMBus enable bits and the OE# pins may still disable an output. If the application does not use the SBI, the SBI input pins may be tied 'Low'. Figure 3 provides a high level functional description of the SBI.




Figure 3. Side-band Interface Control Logic – Functional Description





## **Output Enable / Disable Priority**

The PI6CG330440A requires that outputs be enabled by an 'AND' function of all methods of enabling the output. Figure 4 illustrates this. There are three enable/disable paths: OE# pin (if present), a SMBus OE bit and the Side-Band Interface. All three must indicate 'enable' for the output to be enabled. Conversely, any single enable/disable path can disable an output if it indicates 'disable'.

Additionally, the Side-Band Interface indicates a 'high' if the SBI\_Mask\_Bit OR the SBI\_Output Register Bit are 'high'. This means that the SBI\_MASK\_Bit can prevent the SBI interface from disabling an output. Note that the SBI\_MASK\_Bits are SMBus registers. The shift order follows the order of the SMBus enable bits in Byte[2:0] as shown in Figure 5. The first bit shifted in would be the output enable for the PFT\_OUT, which is in Byte 2 bit 3. The last bit shifted in would be the output enable for 100M0, which is in Byte 0, bit 0.

The SMBus registers for the SBI Output and SBI Mask follow the same bit order. Note that the SBI Output register contains the value latched from the shift register. Software must apply the SBI Mask bits to this value to get the output of the Side-Band Interface OR gate in Figure 4. Figure 6 shows the basic timing of the side-band interface. The SHFT\_LD# pin goes high to enable the SBI\_CLK input. Next, the rising edge of SBI\_CLK clocks SBI\_IN data into the shift register. After the 20th clock, stop the clock low and drive the SHFT\_LD# pin low. The falling edge of SHFT\_LD# latches the shift register contents to the output control register, enabling or disabling the outputs. Always shift 20 bits of data into the shift register to control the outputs.

The SBI interface supports clock rates up to 25MHz. The PI6CG330440A allows two SBI connection topologies - star and daisy chain. In a star topology, multiple devices may share SBI CLK and SBI IN pins. In this topology, each PI6CG330440A has a dedicated SHFT\_LD# pin. In a daisy-chain topology, the SBI\_OUT of one device connects to the SBI\_IN device of a downstream device. When using the daisy chain topology, the user must shift a complete set of bits for the combined devices. Two daisy-chained PI6CG330440A devices require shifting of 40 bits. When the SHFT\_LD# pin is low, the SBI interface ignores any activity on the SBI\_CLK and SBI\_IN pins. Figure 7 illustrates a star topology connection for the PI6CG330440A SBI interface. The star topology allows independent configuration of each device. For PI6CG330440A, this means shifting 20 bits at a time. A disadvantage is that a separate SHFT\_LD# pin is required for each device.

The daisy chain topology allows configuration of any number of devices with only three signals from the SBI controller. It utilizes the SBI\_OUT pin of one device to drive the SBI\_IN pin of the next device in the daisy chain. Users must take care to shift the proper number of bits in this configuration. For the example shown in Figure 8, the SBI bit stream consists of 40 bits.






Figure 4. Output Enable Logic (per output)











#### Figure 6. Side Band Interface Functional Timing





Figure 7. Star SBI Topology







# Platform Time (PFT) Phase/Frequency Tracking

PFT\_IN/OUT allows different CK440 compliant devices to frequency lock the 25 MHz clocks to a single time base. The system implementation is shown in Figure 9. The local 25 MHz frequency locks to the PFT\_IN clock if it is present. If PFT\_IN is not present, the local 25MHz frequency is sourced from the local crystal. The output signal PFT\_LOST# asserts if the PFT\_IN clock is not present. If the PFT IN clock is lost during operation, PFT OUT and all other clocks are continued without timing glitches. If the PFT IN clock is applied during operation, the frequency lock occurs according to the PFT filter to ensure a glitchless output of PFT\_OUT.


PFT\_IN does not replace the need for the local crystal oscillator and may not be used as the oscillator source. This device default setting is PFT bypass mode. User can turn on the PFT mode using SMBus Byte 49.

The signed PPM difference between the supplied PFT\_IN clock and the local crystal oscillator can be read in the SMBUS registers. The PPM difference is defined as the number of 1 ns steps that were required in the last  $2^{16}$  clocks, signed for direction.

The platform time tracking must be able to track ±125 PPM difference between the local clock and the PFT\_IN clock. No phase relationship is needed between PFT\_IN and any of the 25 MHz outputs, this is a frequency lock only. All 25 MHz clock specifications, such as min and max period, must be met during tracking. The PFT\_OUT timing parameters are given in Table below.

## **Timing Parameters – Platform Time**

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
tPERIOD	PFT_OUT Period	Clock period	38	40	42	ns
PFT_PPM	PPM tracking		+/-125			ppm



**Figure 9. Frequency Lock** 





## **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)	
Storage Temperature65°C to +150°C	Note:
Supply Voltage to Ground Potential, $V_{DDxx}$ 0.5V to +4.0V	Stresses greater than those listed under MAXIMUM RAT-
Input Control Pins Voltage	INGS may cause permanent damage to the device. This is a
CLK+/- Pins0.5V to 2.5V	stress rating only and functional operation of the device at these or any other conditions above those indicated in the
SMBus, Input High Voltage 3.6V	operational sections of this specification is not implied. Ex-
ESD Protection (HBM)	posure to absolute maximum rating conditions for extended
Junction Temperature	periods may affect reliability.

## **Operating Conditions**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V <sub>DD</sub> , V <sub>DD_A</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>DDMXCK</sub>		V <sub>DDMXCK</sub> , MXCK[8:0] at 100MHz		70	105	mA
I <sub>DD100M</sub>		V <sub>DD100M</sub> , 100M[6:0]		56	84	mA
I <sub>DDXTAL</sub>	Normal Operating Mode Power Supply Current <sup>(1)</sup> 25MPG Mode Power Supply Cur- rent <sup>(2)</sup>	V <sub>DDXTAL</sub> , 25MHz Xtal		18	27	mA
	Normal Operating Mode Power	V <sub>DDPT</sub> , PFT circuit active		0.5	0.75	mA
I <sub>DDPT</sub>	Power Supply Voltage       Normal Operating Mode Power       Supply Current <sup>(1)</sup> 25MPG Mode Power Supply Current <sup>(2)</sup> Power Down Mode Power Supply Current <sup>(3)</sup>	V <sub>DDPT</sub> , PFT circuit not used (no PFT_IN)		0.5	0.75	mA
I <sub>DDA25M</sub>		V <sub>DDA25M</sub> , 25M[2:0] on		30	45	mA
I <sub>DDA100M</sub>		V <sub>DDA100M</sub> , 100M[6:0] on, SSC on		30	45	mA
I <sub>DDMXCK</sub>		V <sub>DDMXCK</sub> , MXCK[8:0]		2.5	3.75	mA
I <sub>DD100M</sub>		V <sub>DD100M</sub> , 100M[6:0]		2.5	3.75	mA
I <sub>DDXTAL</sub>		V <sub>DDXTAL</sub> , 25MHz Xtal		3.5	5.25	mA
I <sub>DDPT</sub>	Normal Operating Mode Power Supply Current <sup>(1)</sup> 25MPG Mode Power Supply Cur- rent <sup>(2)</sup> Power Down Mode Power Supply	V <sub>DDPT</sub>		0.5	0.75	mA
I <sub>DDA25M</sub>		V <sub>DDA25M</sub> , 25M[2] on		25	37.5	mA
I <sub>DDA100M</sub>		V <sub>DDA100M</sub>		0.5	0.75	mA
I <sub>DDMXCK</sub>		V <sub>DDMXCK</sub> , MXCK[8:0]		2.5	3.75	mA
I <sub>DD100M</sub>		V <sub>DD100M</sub> , 100M[6:0]		2.5	3.75	mA
I <sub>DDXTAL</sub>		V <sub>DDXTAL</sub> , 25MHz Xtal		4	6	mA
I <sub>DDPT</sub>	Current <sup>(3)</sup>	V <sub>DDPT</sub>		0.5	0.75	mA
I <sub>DDA25M</sub>		V <sub>DDA25M</sub> , 25M[2]off		10	13.5	mA
I <sub>DDA100M</sub>		V <sub>DDA100M</sub>		0.5	0.75	mA
T <sub>A</sub>	Ambient Temperature	Industrial grade	-40		85	°C

Note:

1. PWRGD/PWRGDN# = 1, all outputs enabled.

2. PWRGD/PWRGDN = 0, 25MPG = 1.

3. PWRGD/PWRGDN# = 0, 25MPG = 0.





## **Input Electrical Characteristics**

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
R <sub>pu</sub>	Internal pull up resistance			120		KΩ
R <sub>dn</sub>	Internal pull down resistance			120		KΩ
R <sub>dn_PFT_IN#</sub>	Internal resistor to bias at 0.5V on PFT_IN#	Use internal resistor divider		50		KΩ
R <sub>dn_PFT_IN</sub>	Internal pull down resistor on PFT_IN			50		KΩ
L <sub>PIN</sub>	Pin inductance				7	nH

## **Crystal Characteristics**

Symbol	Parameters	Min.	Тур.	Max.	Units
OSCmode	Mode of Oscillation	F	undament	al	-
FREQ	Frequency		25		MHz
ESR <sup>(1)</sup>	Equivalent Series Resistance			50	Ω
Cload	Load Capacitance		8		pF
Cshunt	Shunt Capacitance			7	pF
-	Drive Level			200	μW

Note:

1. ESR value is dependent upon frequency of oscillation

## **SMBus Electrical Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V <sub>DDSMB</sub>	Nominal bus voltage		2.7		3.6	V
		SMBus, $V_{DDSMB} = 3.3V$	2.1		3.6	
V <sub>IHSMB</sub>	DSSMB     Nominal bus voltage       DSSMB     SMBit Input High Voltage       SMB     SMBus Input Low Voltage       SMB     SMBus sink current       SMB     SMBus Output Low Voltage       Bus Standard Mode at 100kb/s (10       XSMB     SMBus operating frequency       _STA     Hold Time	SMBus, V <sub>DDSMB</sub> < 3.3V	0.65* V <sub>DDSMB</sub>			V
17	CMD L L V-1	SMBus, $V_{DDSMB} = 3.3V$			0.6	V
V <sub>ILSMB</sub> SMBus Inp	SMBus Input Low Voltage	SMBus, V <sub>DDSMB</sub> < 3.3V			0.6	v
I <sub>SMBSINK</sub>	SMBus sink current	SMBus, at V <sub>OLSMB</sub>	4			mA
VOLSMB	SMBus Output Low Voltage	SMBus, at I <sub>SMBSINK</sub>			0.4	V
SMBus St	andard Mode at 100kb/s (100k	Class)				
f <sub>MAXSMB</sub>	SMBus operating frequency	Maximum frequency			100	kHz
t <sub>BUF</sub>	Bus Free Time	Between STOP and START	4.7			us
t <sub>HD_STA</sub>	Hold Time	After (REPEATED) START	4			us
t <sub>SU_STA</sub>	Setup Time	REPEATED START	4.7			us





Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
t <sub>SU_STO</sub>	Setup Time	STOP	4			us
t <sub>HD_DAT</sub>	Hold Time	Data	300			ns
t <sub>SU_DAT</sub>	Setup Time	Data	250			ns
t <sub>TIMOUT</sub>	Timeout	Detect SMBDAT Low	25		35	ms
t <sub>TIMOUT</sub>	Timeout	Detect Clock Low	25		35	ms
t <sub>LOW</sub>	Clock Low Period		4.7			us
t <sub>HIGH</sub>	Clock High Period		4		50	us
t <sub>RMSB</sub>	SMBus rise time	(Max $V_{IL}$ - 0.15) to (Min $V_{IH}$ + 0.15)			1000	ns
t <sub>FMSB</sub>	SMBus fall time	(Min $V_{IH}$ + 0.15) to (Max $V_{IL}$ - 0.15)			300	ns
t <sub>POR</sub>	Time after power on reset	Power on and PWRGD/PWRDN#= 1			5	ms
SMBus Fa	st Mode at 400kb/s (400k Clas	is)				
f <sub>MAXSMB</sub>	SMBus operating frequency Maximum frequency		400	kHz		
t <sub>BUF</sub>	Bus Free Time	Between STOP and START	1.3			us
t <sub>HD_STA</sub>	Hold Time	After (REPEATED) START	0.6			us
t <sub>SU_STA</sub>	Setup Time	REPEATED START	0.6			us
t <sub>SU_STO</sub>	Setup Time	STOP	0.6			us
t <sub>HD_DAT</sub>	Hold Time	Data	300			ns
t <sub>SU_DAT</sub>	Setup Time	Data	100			ns
t <sub>TIMOUT</sub>	Timeout	Detect SMBDAT Low	25		35	ms
t <sub>TIMOUT</sub>	Timeout	Detect Clock Low	25		35	ms
t <sub>LOW</sub>	Clock Low Period		1.3			us
t <sub>HIGH</sub>	Clock High Period		0.6		50	us
t <sub>RMSB</sub>	SMBus rise time	(Max V <sub>IL</sub> - 0.15) to (Min V <sub>IH</sub> + 0.15)			300	ns
t <sub>FMSB</sub>	SMBus fall time	(Min $V_{IH}$ + 0.15) to (Max $V_{IL}$ - 0.15)			300	ns
t <sub>POR</sub>	Time after power on reset	Time after power on reset Power on and PWRGD/PWRDN#= 1				ms

#### Note:

1. After this period, the first clock is generated.

2. The device maintains 300ns data hold time for backwards compatibility with the SMBus 2.0 specification. Newer versions of the SMBus specification call out 0ns data hold time for both 100kHz and 400kHz classes.

3. The device provided additional SMBus protection by implementing a timeout for SMBDATA being held low in excess of tTIMEOUT, in addition to the SMBCLK low timeout.

4. Devices participating in a transfer can abort the transfer in progress and release the bus when any single clock low interval exceeds the value of tTIMEOUT, Minimum. After the master in a transaction detects this condition, it must generate a stop condition within or after the current data byte in the transfer process. Devices that have detected this condition must reset their communication and be able to receive a new START condition no later than tTIMEOUT, Maximum. Typical device examples include the host controller, and embedded controller, and most devices that can master the SMBus. Some simple devices do not contain a clock low drive circuit; this simple kind of device typically may reset its communications port after a start or a stop condition. A timeout condition can only be ensured if the device that is forcing the timeout holds the SMBCLK low for tTIMEOUT, Maximum or longer.

5. tHIGH, Maximum provides a simple guaranteed method for masters to detect bus idle conditions. A master can assume that the bus is free if it detects that the clock and data signals have been high for greater than tHIGH, Maximum.





## **LVCMOS DC Electrical Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input High Voltage	Single-ended inputs, except trilevel pins	2		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	Single-ended inputs, except trilevel pins	-0.3		0.8	V
V <sub>IH</sub>	Input High Voltage	Single-ended trilevel inputs	2.5		V <sub>DD</sub> +0.3	V
V <sub>IM</sub>	Input Mid Voltage	Single-ended trilevel inputs	1.2	V <sub>DD/2</sub>	1.8	V
V <sub>IL</sub>	Input Low Voltage	Single-ended trilevel inputs	-0.3		0.8	V
		Single-ended inputs, $V_{IN} = V_{DD}$			5	μΑ
I <sub>IH</sub>	Input High Current	Single-ended inputs with pull down resistor, $V_{\rm IN}$ = $V_{\rm DD}$			50	μΑ
		Single-ended inputs, $V_{IN} = 0V$	-5			μΑ
I <sub>IL</sub>	Input Low Current	Single-ended inputs with pull up resistor, $V_{IN} = 0V$	-50			μΑ
6		Logic inputs, except differential inputs			4.5	pF
C <sub>IN</sub>	Input Capacitance <sup>(1)</sup>	Differential clock inputs	1.5		2.7	pF
C <sub>OUT</sub>	Output Capacitance <sup>(1)</sup>	Output pin capacitance			4.5	pF

## **LVCMOS AC Electrical Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
$f_{\rm IN}$	Input Frequency			25		MHz
t <sub>STAB</sub>	Clock Stabilization	From VDD power-up and after input clock stabilization or de-assertion of PWRDN# to valid outputs.			5	ms
t <sub>PDLAT</sub>	PD# de-assertion	Differential outputs enable after PD# de- assertion		100	200	us
t <sub>OELAT</sub>	Output enable latency	100M start after OE# assertion 100M stop after OE# deassertion	4		10	clocks
t <sub>PDLAT</sub>	PWRDN# de-assertion	Differential outputs enable after PWRDN# de-assertion		10	50	us
t <sub>RF</sub>	Rise and Fall Time	Control inputs <sup>(2)</sup>			5	ns

Note:

1. Guaranteed by design and characterization, not 100% tested in production.

2. Control input must be monotonic from 20% to 80% of input swing.





# **PFT Differential Input Characteristics**<sup>(1)</sup>

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
f <sub>IN</sub>	Input Frequency			25		MHz
V <sub>IHDIF</sub>	Diff. Input High Voltage <sup>(3)</sup>			1150	mV	
V <sub>ILDIF</sub>	Diff. Input Low Voltage <sup>(3)</sup>	IN+, IN-, single-end measurement	-300	0	300	mV
V <sub>SWING</sub>	Diff. Input Swing Voltage	Peak to peak value ( $V_{IHDIF}$ - $V_{ILDIF}$ )	200		2000	mV
V <sub>COM</sub>	Common Mode Voltage		100		1000	mV
t <sub>RF</sub>	Diff. Input Slew Rate <sup>(2)</sup>		0.7			V/ns
I <sub>IN</sub>	Diff. Input Leakage Current	$V_{IN} = V_{DD}, V_{IN} = GND$	-50		100	uA
t <sub>DC</sub>	Diff. Input Duty Cycle	Measured differentially	45		55	%
tj <sub>c-c</sub>	Diff. Input Cycle to cycle jitter	Measured differentially			125	ps

Note:

1. Guaranteed by design and characterization, not 100% tested in production

2. Slew rate measured through +/-75mV window centered around differential zero

3. The device can be driven by a single-ended clock by driving the true clock and biasing the complement clock input to the V bias, where V bias is  $(V_{IH}-V_{IL})/2$ 

## **HCSL Output Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
Outputs Driv	ving High Impedance Receiver		·			
V <sub>MAX</sub>	Maximum Output Voltage <sup>(1,5,6)</sup>	Measurement on single ended signal	660	800	1150	mV
V <sub>MIN</sub>	Minimum Output Voltage <sup>(1,5,6)</sup>	using absolute value	-150	20	150	mV
Vcross abs	Absolute Crossing Point Voltage	Scope averaging off.	250	400	500	mV
Vcross rel	Relative Crossing Point Voltage	Scope averaging off.			100	mV
t <sub>RF</sub>	Slew Rate <sup>(1,2,3)</sup>	Scope averaging on, 10 inch trace	h trace 2		4	V/ns
Dt <sub>RF</sub>	Slew Rate Matching <sup>(1,2,4)</sup>	Scope averaging on, 10 inch trace		6	19	%
Outputs Driv	ving Terminated Receiver (Double	Termination, see test setup in Figure	11)			
V <sub>MAX</sub>	Maximum Output Voltage <sup>(1,5,6)</sup>	Measurement on single ended signal			V <sub>OH</sub> +75	mV
V <sub>MIN</sub>	Minimum Output Voltage <sup>(1,5,6)</sup>	using absolute value	V <sub>OL</sub> - 75			mV
V <sub>OH</sub>	Output High Voltage		225		270	mV
V <sub>OL</sub>	Output Low Voltage		10		150	mV
Vcross abs	Absolute Crossing Point Voltage	Scope averaging off.	130		200	mV
Diff-Z	Output Differential Impedance	Measured at V <sub>OL</sub> / V <sub>OH</sub>	85 - 5%		85 + 5%	Ω
Diff-Z <sub>CROSS-</sub> ING	Output Differential Impedance	Measured during a transition	85 - 20%		85 + 20%	Ω
t <sub>SKEWGP</sub>	Output Skew Within a Group <sup>(1,2)</sup>	Groups are 25M[2:0], MXCK[8:0], and 100M[6:0]		25		ps





Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
t <sub>skewg-</sub> P2GP	Output Skew Across Groups	Across 25M[2:0] and MXCK[8:0] set to 25MHz or 100M[6:0] and MXCK[8:0] set to 100MHz		100		ps
t <sub>DC100M</sub>	Duty Cycle	100MHz Outputs and MXCLK outputs set to 100MHz.	45		55	%
t <sub>DC25M</sub>	Duty Cycle		53	%		
t <sub>DC100M</sub>	Duty Cycle	25MHz Outputs and MXCLK outputs set to 25MHz with XO as source with 44/55% duty cycle	45		55	%
tj <sub>c-c25M</sub>	Cycle to cycle jitter <sup>(1,2)</sup>	25MHz Outputs and MXCLK outputs set to 25MHz		0.5	1	ns
tj <sub>c-c25M</sub>	Cycle to cycle jitter <sup>(1,2,7)</sup>	25MHz Outputs and MXCLK outputs set to 25MHz in PFT bypass mode		30	40	ps
tj <sub>c-c100M</sub>	Cycle to cycle jitter <sup>(1,2)</sup>	100MHz Outputs and MXCLK outputs set to 100MHz		25	40	ps

Note:

1. Guaranteed by design and characterization, not 100% tested in production

2. Measured from differential waveform

3. Slew rate is measured through the Vswing voltage range centered around differential 0V, within +/-150mV window

4. Slew rate matching is measured through +/-75mV window centered around differential zero

5. At default SMBus settings.

6. Includes 300mV of overshoot for Vmax and 300mV of undershoot for Vmin.

7. SMBus Byte 49 is set in PFT Bypass mode

## PCIe Common Clock (CC) Architecture Jitter

Symbol	Parameters	Condition	Min.	Тур.	Max.	Spec Limit	Units
		PCIe 1.0		20	60	86	ps (pkpk)
		PCIe 2.0 Low Band, 10kHz < f < 1.5MHz (PLL BW 5-16MHz or 8-5MHz, CDR = 10MHz)		0.06	0.15	3	ps
t <sub>jPHASE</sub>	Integrated phase jitter (RMS)	PCIe 2.0 High Band, 1.5MHz < f < Nyquist (50MHz); (PLL BW 5-16MHz or 8-5MHz, CDR = 10MHz)		0.2	0.3	3.1	ps
		PCIe 3.0 (PLL BW 2-4MHz or 2-5MHz, CDR= 10MHz)		0.07	0.12	1	ps
		PCIe 4.0 (PLL BW 2-4MHz or 2-5MHz, CDR= 10MHz)		0.03	0.05	0.5	ps
		PCIe 5.0		0.03	0.05	0.15	ps
		PCIe 6.0		0.01	0.02	0.1	ps





## PCIe Independent Reference Clock Architecture Jitter

Symbol	Parameters	Condition	Min.	Тур.	Max.	Spec Limit	Units
		PCIe 3.0 SRIS (PLL BW 2-4MHz or 2-5MHz, CDR= 10MHz)		0.1	0.3		ps
t <sub>jPHASE</sub>	Integrated phase jitter (RMS)	PCIe 4.0 SRIS (PLL BW 2-4MHz or 2-5MHz, CDR= 10MHz)		0.1	0.3		ps
		PCIe 5.0 SRIS		0.03	0.1		ps
		PCIe 6.0 SRIS		0.06	0.1		ps

## **Side Band Signal Characteristics**

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
t <sub>PERIOD</sub>	Clock Period		40			ns
t <sub>SETUP</sub>	SHFT Setup Time to Clock	SHFT_LD# high to SBI_CLK rising edge	10			ns
t <sub>SHD</sub> <sup>(1)</sup>	SHFT Hold Time to Clock	SHFT_LD# hold (high) after SBI_CLK rising edge (SBI_CLK to SHFT_LD# falling edge)	10			ns
$t_{DSU}^{(1)}$	SBI_IN Setup Time	SBI_IN setup to SBI_CLK rising edge	5			ns
$t_{\rm DHD}$ <sup>(1)</sup>	SBI_IN Hold Time	SBI_IN hold after SBI_CLK rising edge	2			ns
t <sub>COUT</sub> <sup>(1)</sup>	SBI_CLK to SBI_OUT	SBI_CLK rising edge to SBI_OUT valid	2			ns
t <sub>EN</sub> <sup>(1)</sup>	Enable/Disable Time	Delay from SHFT_LD# falling edge to next output configuration taking effect. Refers to device differential input clock	4		10	clocks
t <sub>SLEW</sub> (1,2)	Slew Rate	SBI_CLK input (between 20% and 80%)	0.7		4	V/ns


Note:

1. Guaranteed by design and characterization, not 100% tested in production

2. Control input must be monotonic from 20% to 80% of input swing.









### **Figure 9. Side Band Interface Timing**

## AC/DC Test Load





### Figure 10. Test Setup for PCIe Jitter Measurement








Figure 11. Test Setup for Double Termination

## **Power Supply Noise Profile**

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
V <sub>DD_AC</sub>	Power Supply Noise	Single tone AC noise, swept		40		mV
V <sub>DDA_AC</sub>	Power Supply Noise	VDDA electrical noise > 20MHz.		20		mV
V <sub>DDXTAL</sub>	Power Supply Noise	VDDXTAL electrical noise 12kHz to 25MHz.		20		mV

#### Note:

1. Guaranteed by design and characterization, not 100% tested in production

2. Control input must be monotonic from 20% to 80% of input swing.




Figure 12. Power Supply Filter





## **SMBus Serial Data Interface**

PI6CG330440A is a slave only device that supports block read and block write protocol using a single 7-bit address and read/write bit as shown below.

Read and write block transfers can be stopped after any complete byte transfer.

## **Address Assignment**

#### **SMBus Address Selection Table**

SMB_ADR1_tri	SMB_ADR0_tri	SMBus Address
L	L	D2
L	М	D4
L	Н	D6
М	L	B2
М	М	B4
М	Н	B6
Н	L	BA
Н	М	BC
Н	Н	BE

#### How to Write

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	1 bit
Start bit	Add.	W(0)	Ack	Beginning Byte loca- tion = N	Ack	Data Byte count = X	Ack	Beginning Data Byte (N)	Ack	 Data Byte (N+X-1)	Ack	Stop bit

#### How to Read

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit
Start bit	Address	W(0)	Ack	Beginning Byte loca- tion = N	Ack	Repeat Start bit	Address	R(1)	Ack	Data Byte count = X	Ack	Beginning Data Byte (N)	Ack

8 bits	1 bit	1 bit
Data Byte	NIA als	Stop hit
(N+X-1)	NAck	Stop bit





#### Byte 0: Output Enable Register 0

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	OE_MXCK8	Output Enable for MXCK8	RW	1	Disabled	Enabled
6	OE_100M6	Output Enable for 100M6	RW	1	Disabled	Enabled
5	OE_100M5	Output Enable for 100M5	RW	1	Disabled	Enabled
4	OE_100M4	Output Enable for 100M4	RW	1	Disabled	Enabled
3	OE_100M3	Output Enable for 100M3	RW	1	Disabled	Enabled
2	OE_100M2	Output Enable for 100M2	RW	1	Disabled	Enabled
1	OE_100M1	Output Enable for 100M1	RW	1	Disabled	Enabled
0	OE_100M0	Output Enable for 100M0	RW	1	Disabled	Enabled

#### Byte 1: Output Enable Register 1

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	OE_MXCK7	Output Enable for MXCK7	RW	1	Disabled	Enabled
6	OE_MXCK6	Output Enable for MXCK6	RW	1	Disabled	Enabled
5	OE_MXCK5	Output Enable for MXCK5	RW	1	Disabled	Enabled
4	OE_MXCK4	Output Enable for MXCK4	RW	1	Disabled	Enabled
3	OE_MXCK3	Output Enable for MXCK3	RW	1	Disabled	Enabled
2	OE_MXCK2	Output Enable for MXCK2	RW	1	Disabled	Enabled
1	OE_MXCK1	Output Enable for MXCK1	RW	1	Disabled	Enabled
0	OE_MXCK0	Output Enable for MXCK0	RW	1	Disabled	Enabled

#### Byte 2: Output Enable Register 2

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	MXCK_SEL	MXCK[8:0] Frequency Select	RW	0	100MHz	25MHz
6	MXCK_SEL Control <sup>(1)</sup>	MXCK[8:0] Select control	RW	0	Pin control	Register control
5	MXCK_SEL_RB	Readback of latched MXCK_SEL pin at PWRGD	R	Latched	100MHz Selected	25 MHz Selected
4	Reserved	Reserved		0	-	-
3	OE_PFT_OUT	Output Enable for PFT_OUT	RW	1	Disabled	Enabled
2	OE_25M2	Output Enable for 25M2	RW	1	Disabled	Enabled
1	OE_25M1	Output Enable for 25M1	RW	1	Disabled	Enabled
0	OE_25M0	Output Enable for 25M0	RW	1	Disabled	Enabled

Note: If MXCK\_SEL Control (bit 6) is set to '0' (default), MXCK[8:0] outputs are controlled with MXCK\_SEL\_100 pin. If MXCK\_SEL Control (bit 6) is set to '1' then MXCK[8:0] outputs are controlled with MXCK\_SEL bit (bit 7).





#### **Byte 3: PFT Control Register**

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	PFT_LOST#_RB	Realtime Readback of PFT_LOST#	R	Realtime	PFT_LOST# Low	PFT_LOST# High
6	Stop_Update	Stop Delta Frequency Update (Byte 4 and 5)	RW	0	Disabled	Enabled
5	Clear_Reg	Clear Delta Frequency Registers (Byte 4 and 5)	RW	0		All bits reset to 0 RW
4	Reserved	Reserved		0		
3	Reserved	Reserved		0		
2	Reserved	Reserved		0		
1	Reserved	Reserved		0		
0	Reserved	Reserved		0		

Note: Prior to reading the delta frequency between PFT\_IN and local 25MHz XO (Bytes 4 and 5), user should set bit 6 to prevent the case where one of the PFT Frequency Delta Registers is read before and the other after the internal update. This bit should be cleared after the read has been completed.

<b>Byte 4: PFT Frequ</b>	ency Delta Register	0 (Least Significant Byte)
Dyte hill i liequ	iency Derea Register	(Leuse orginineune Dyte)

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	PFT_DF7	PFT – 25 MHz XO bit 7	R	Realtime		
6	PFT_DF6	PFT – 25 MHz XO bit 6	R	Realtime		
5	PFT_DF5	PFT – 25 MHz XO bit 5	R	Realtime		
4	PFT_DF4	PFT – 25 MHz XO bit 4	R	Realtime		
3	PFT_DF3	PFT – 25 MHz XO bit 3	R	Realtime		
2	PFT_DF2	PFT – 25 MHz XO bit 2	R	Realtime		
1	PFT_DF1	PFT – 25 MHz XO bit 1	R	Realtime		
0	PFT_DF0	PFT – 25 MHz XO bit 0	R	Realtime		

Note: Byte 4 and 5 contain frequency difference between the PFT clock and the local 25MHz reference in two's complement format with resolution (step size) of 1ns × (25MHz / 215) = 0.763 ppm. Byte 4 contains the least significant byte.





Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	PFT_SIGN	PFT – Sign Bit	R	Realtime	Positive	Negative
6	PFT_DF14	PFT – 25 MHz XO bit 14	R	Realtime		
5	PFT_DF13	PFT – 25 MHz XO bit 13	R	Realtime		
4	PFT_DF12	PFT – 25 MHz XO bit 12	R	Realtime		
3	PFT_DF11	PFT – 25 MHz XO bit 11	R	Realtime		
2	PFT_DF10	PFT – 25 MHz XO bit 10	R	Realtime		
1	PFT_DF9	PFT – 25 MHz XO bit 9	R	Realtime		
0	PFT_DF8	PFT – 25 MHz XO bit 8	R	Realtime		

## Byte 5: PFT Frequency Delta Register 1 (Most Significant Byte)

Note: Byte 4 and 5 contain frequency difference between the PFT clock and the local 25MHz reference in two's complement format with resolution (step size) of 1ns × (25MHz / 215) = 0.763 ppm. Byte 5 contains the most significant byte.

#### Byte 6: SSC PLL Control Register

Bit	Control Function	Description	Туре	Power Up Condition	0	1	
7	Reserved	Reserved		Reserved			
6	Reserved	Reserved		Reserved			
5	_ SSC_ENABLE_RB	Readback of SSC_ENABLE pin for 100M[6:0] and MXCK[8:0] if	1		Bit[1:0]: SSC State 00: SSC Off 01: SSC = -0.3%		
4		MXCK_SEL is low	R	Realtime	10: Reserved 11: SSC = -0.5%		
3	SSC PLL Input Source	SSC source for 100M[6:0] and MXCK[8:0] if MXCK_SEL is low	RW	0	Xtal	Filter PLL <sup>(1)</sup>	
2	SSC Pin Control	SSC control for 100M[6:0] and MXCK[8:0] if MXCK_SEL is low	RW	0	Enabled	Disabled	
1		100M[6:0] and MXCK[8:0] if MXCK_SEL is low	RW	Latch SSC pin on power-up	Bit[1:0]: SSC Sta 00: SSC Off		
0	SSC_SEL	100M[6:0] and MXCK[8:0] if MXCK_SEL is low	RW	Latch SSC pin on power-up	01: SSC = -0.3% 10: Reserved 11: SSC = -0.5%		

Note: 1. When "SSC PLL Input Source" selects "Filter PLL" option, there's no guarantee the outputs will be synchronized.





#### Power Up Bit **Control Function** Description Туре 0 1 Condition 0 R 7 Reserved 0 6 OE\_6#\_RB Realtime Readback of OE\_6# pin R Realtime OE\_6# High OE\_6# Low 5 OE\_5#\_RB Realtime Readback of OE\_5# pin R Realtime OE\_5# High OE\_5# Low OE\_4# High R 4 OE\_4#\_RB Realtime Readback of OE\_4# pin Realtime OE\_4# Low Realtime 3 OE\_3#\_RB Realtime Readback of OE\_3# pin R OE\_3# High OE\_3# Low R 2 OE\_2#\_RB Realtime Readback of OE\_2# pin Realtime OE\_2# Low OE\_2# High R 1 OE\_1#\_RB Realtime Readback of OE\_1# pin Realtime OE\_1# Low OE\_1# High 0 R OE\_0#\_RB Realtime Readback of OE\_0# pin Realtime OE\_0# High OE\_0# Low

### Byte 7: OE# Pin Realtime Readback Control Register

### Byte 8: Vendor/Revision Identification Control Register

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Revision Code Bit 3	Die Revision	R	0		
6	Revision Code Bit 2		R	0		
5	Revision Code Bit 1		R	0		
4	Revision Code Bit 0		R	0		
3	Vendor ID Bit 3		R	0		
2	Vendor ID Bit 2	Dis das/Denissons ID 0011	R	0		
1	Vendor ID Bit 1	Diodes/Pericom ID: 0011	R	1		
0	Vendor ID Bit 0		R	1		

#### **Byte 9: Device ID Control Register**

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	DTYPE1	Device type	R	0	'00' = CG, '01' =	ZDB,
6	DTYPE0	Device type	R	0	'10' = Reserve, '11' = NZDB	
5	DID5		R	0	- 000111 binary, 07Hex	
4	DID4		R	0		
3	DID3	Device ID	R	0		
2	DID2	Device ID	R	1		
1	DID1		R	1		
0	DID0		R	1		





#### Byte 10: Byte Count Register

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Reserved			0		
6	Reserved			0		
5	BC5		RW	0		
4	BC4		RW	0		
3	BC3	Writing to these registers configures	RW	1		
2	BC2	how many bytes will be read back	RW	0		
1	BC1	-	RW	0		
0	BC0		RW	0		

#### Byte 11: Side-Band Interface Mask Register 0

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Mask_MXCK8	SBI Mask for MXCK8	RW	0	Off	On
6	Mask_100M6	SBI Mask for 100M6	RW	0	Off	On
5	Mask_100M5	SBI Mask for 100M5	RW	0	Off	On
4	Mask_100M4	SBI Mask for 100M4	RW	0	Off	On
3	Mask_100M3	SBI Mask for 100M3	RW	0	Off	On
2	Mask_100M2	SBI Mask for 100M2	RW	0	Off	On
1	Mask_100M1	SBI Mask for 100M1	RW	0	Off	On
0	Mask_100M0	SBI Mask for 100M0	RW	0	Off	On

Note: If '0', the Side-Band Interface register may disable the output. If '1', the Side-Band Interface cannot disable the output. Such an output may only be disabled by the respective SMBus bit, or OE# pin (present only for 100M outputs).

#### Byte 12: Side-Band Interface Mask Register 1

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Mask_MXCK7	SBI Mask for MXCK7	RW	0	Off	On
6	Mask_MXCK6	SBI Mask for MXCK6	RW	0	Off	On
5	Mask_MXCK5	SBI Mask for MXCK5	RW	0	Off	On
4	Mask_MXCK4	SBI Mask for MXCK4	RW	0	Off	On
3	Mask_MXCK3	SBI Mask for MXCK3	RW	0	Off	On
2	Mask_MXCK2	SBI Mask for MXCK2	RW	0	Off	On
1	Mask_MXCK1	SBI Mask for MXCK1	RW	0	Off	On
0	Mask_MXCK0	SBI Mask for MXCK0	RW	0	Off	On

Note: If '0', the Side-Band Interface register may disable the output. If '1', the Side-Band Interface cannot disable the output. Such an output may only be disabled by the respective SMBus bit.





Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Reserved			0		
6	Reserved			0		
5	Reserved			0		
4	Reserved			0		
3	Mask_PFT_OUT	SBI Mask for PFT_OUT	RW	0	Off	On
2	Mask_25M2	SBI Mask for 25M2	RW	0	Off	On
1	Mask_25M1	SBI Mask for 25M1	RW	0	Off	On
0	Mask_25M0	SBI Mask for 25M0	RW	0	Off	On

#### Byte 13: Side-Band Interface Mask Register 2

Note: If '0', the Side-Band Interface register may disable the output. If '1', the Side-Band Interface cannot disable the output. Such an output may only be disabled by the respective SMBus bit.

#### Byte 14: Side-Band Interface Readback Register 0

Bit	Control Function	Description Type Power Up Condition		-	0	1
7	MXCK8_RB	SBI Readback MXCK8 R 1 Disabled		Enabled		
6	100M6_RB	SBI Readback 100M6	R	1	Disabled	Enabled
5	100M5_RB	SBI Readback 100M5	R	1	Disabled	Enabled
4	100M4_RB	SBI Readback 100M4 R 1 Disabled		Disabled	Enabled	
3	100M3_RB	SBI Readback 100M3 R 1 Disabled		Enabled		
2	100M2_RB	SBI Readback 100M2	R	1	Disabled	Enabled
1	100M1_RB	SBI Readback 100M1	R	1	Disabled	Enabled
0	100M0_RB	SBI Readback 100M0	R	1	Disabled	Enabled

Note: If the Side-Band interface is used, this register latches the content of the shift register. A '0' indicates that the corresponding differential output is disabled unless the bit has been masked off in SBI Mask register. A '1' indicates that the output is enabled if the corresponding SMBus OE bit is set high and OE# pin (present only for 100M outputs) is pulled low.





Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	MXCK7_RB	SBI Readback MXCK7	R	1	Disabled	Enabled
6	MXCK6_RB	SBI Readback MXCK6	R	1	Disabled	Enabled
5	MXCK5_RB	SBI Readback MXCK5	R	1	Disabled	Enabled
4	MXCK4_RB	SBI Readback MXCK4	R	1	Disabled	Enabled
3	MXCK3_RB	SBI Readback MXCK3	R	1	Disabled	Enabled
2	MXCK2_RB	SBI Readback MXCK2	R	1	Disabled	Enabled
1	MXCK1_RB	SBI Readback MXCK1	R	1	Disabled	Enabled
0	MXCK0_RB	SBI Readback MXCK0	R	1	Disabled	Enabled

#### Byte 15: Side-Band Interface Readback Register 1

Note: If '0', the Side-Band Interface register may disable the output. If '1', the Side-Band Interface cannot disable the output. Such an output may only be disabled by the respective SMBus bit

#### Byte 16: Side-Band Interface Readback Register 2

Bit	<b>Control Function</b>	Description	Туре	Power Up Condition	0	1
7	Reserved			0		
6	Reserved			0		
5	Reserved			0		
4	Reserved			0		
3	PFT_OUT_RB	SBI Readback PFT_OUT	R	1	Disabled	Enabled
2	25M2_RB	SBI Readback 25M2	R	1	Disabled	Enabled
1	25M1_RB	SBI Readback 25M1	R	1	Disabled	Enabled
0	25M0_RB	SBI Readback 25M0	R	1	Disabled	Enabled

Note: If the Side-Band interface is used, this register latches the content of the shift register. A '0' indicates that the corresponding differential output is disabled unless the bit has been masked off in SBI Mask register. A '1' indicates that the output is enabled if the corresponding SMBus OE bit is set high and OE# pin (present only for 100M outputs) is pulled low.

#### **Byte 49: PFT Function Bypass Mode**

Bit	Control Function	Description	Туре	Power Up Condition	0	1
7	Reserved			1		
6	Reserved			0		
5	Reserved			0		
4	Reserved			1		
3	Reserved			0		
2	Reserved			1		
1	Reserved			0		
0	PFT function bypass		R/W	1	PFT enable mode	PFT Bypass mode






## **Part Marking**



1st X: Die Rev YY: Date Code (Year) WW: Date Code (Workweek) 2nd X: Assembly Code 3rd X: Fab Code

## **Package Information**








## **Packaging Mechanical**

#### 100-UQFN (ZUD)



#### For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

## Ordering Information

Ordering Code	Package Code	Package Description	Pin 1 Orientation
PI6CG330440AZUDIEX	ZUD	100-Contact, Ultra Thin Quad Flat No-Lead (UQFN)	Top Right Corner
PI6CG330440AZUDIEX-13R	ZUD	100-Contact, Ultra Thin Quad Flat No-Lead (UQFN)	Top Left Corner

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds. 4. I = Industrial

5. E = Pb-free and Green

6. X suffix = Tape/Reel

7. For packaging detail, go to our website at: https://www.diodes.com/assets/MediaList-Attachments/Diodes-Package-Information.pdf





#### IMPORTANT NOTICE

DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH RE-1. GARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MER-CHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2 The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3 Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4 Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/termsand-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6 Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/ important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2023 Diodes Incorporated. All Rights Reserved.

#### www.diodes.com