




Low-Power 6-Output ZDB / Fanout Clock Buffer for PCIe 5.0/6.0 and UPI

Description

The DIODES PI6CBE33063 is a low-power PCIe® 1.0/2.0/3.0/4.0/ 5.0/6.0 clock buffer. It takes a reference input to fanout six 100MHz low-power differential HCSL outputs with on-chip terminations for 33Ω output impedance. It supports both zero-delay and fanout buffer functions for various applications. An individual OE pin for each output provides easier power management.

It uses Diodes proprietary PLL design to achieve very-low jitter that meets PCIe 1.0/2.0/3.0/4.0/5.0/6.0 requirements.

Block Diagram



Features

- Six Differential Low-Power HCSL Outputs with On-Chip Termination
- Default $Z_{OUT} = 33\Omega$ •
- Spread Spectrum Tolerant
- Individual Output Enable
- Selectable PLL Bandwidths •
- Hardware/SMBus Control of ZDB and Fanout Buffer Modes
- 1-400MHz Fanout Buffer Operation
- Differential Output-to-Output Skew <50ps •
- Very low Jitter Outputs
 - Differential Cycle-to-Cycle Jitter <50ps
 - Fanout Buffer Mode Additive Phase Jitter:
 - PCIe 6.0 CC: 0.012ps
 - DB2000Q Additive Jitter: 0.02ps
 - ZDB Mode Phase Jitter:
 - PCIe 6.0 CC: RMS 0.01ps
 - QPI/UPI 11.4GB/s: 0.14ps RMS
 - IF-UPI: RMS 0.15 ps
 - 3.3V Core Supply Voltage
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.

https://www.diodes.com/quality/product-definitions/

Packaging (Pb-free & Green): 40-pin, 5mm × 5mm TQFN (ZLA)


Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm
- antimony compounds.





Pin Configuration



Pin Description

| Pin Number | Pin Name | Ту | pe | Description | | | | | |
|--|-----------------|------------------|-----------|--|--|--|--|--|--|
| 1 | VDDA | Power | _ | Analog VDD | | | | | |
| 2 | BW_SEL_TRI | Input | Tri-level | Latch to select low-loop bandwidth, bypass PLL, and high-loop band- width. This pin has internal pullup resistor | | | | | |
| 3 | PD# | Input | CMOS | Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode; subsequent high assertions exit Power Down Mode. This pin has internal pullup resistor. | | | | | |
| 4 | GNDR | Power | _ | Analog ground for receiver | | | | | |
| 5 | VDDR | Power | — | Analog VDD for receiver | | | | | |
| 6 | IN+ | Input | HCSL | Differential true clock input | | | | | |
| 7 | IN- | Input | HCSL | Differential complementary clock input | | | | | |
| 8 | SDATA | Input/ Output | CMOS | SMBUS Data line, 3.3V tolerant | | | | | |
| 9 | SCLK | Input | CMOS | SMBUS clock input, 3.3V tolerant | | | | | |
| 10 | FBOUT_NC- | _ | | Complementary differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get zero propagation delay. | | | | | |
| 11 | FBOUT_NC+ | | | True differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get zero propagation delay. | | | | | |
| 12, 16, 20, 21, 25, 29, 31, 35, 39 | V _{DD} | Power | _ | Power supply, nominal 3.3V | | | | | |





| Pin Number | Pin Name | Ту | pe | Description |
|------------|----------|--------|------|---|
| 13 | OE0# | Input | CMOS | Active low input for enabling Q0 pair. This pin has an internal pulldown. 1 = disable outputs, $0 = $ enable outputs |
| 14 | Q0+ | Output | HCSL | Differential true clock output |
| 15 | Q0- | Output | HCSL | Differential complementary clock output |
| 17 | Q1+ | Output | HCSL | Differential true clock output |
| 18 | Q1- | Output | HCSL | Differential complementary clock output |
| 19 | OE1# | Input | CMOS | Active low input for enabling Q1 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs |
| 22 | OE2# | Input | CMOS | Active low input for enabling Q2 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs |
| 23 | Q2+ | Output | HCSL | Differential true clock output |
| 24 | Q2- | Output | HCSL | Differential complementary clock output |
| 26 | Q3+ | Output | HCSL | Differential true clock output |
| 27 | Q3- | Output | HCSL | Differential complementary clock output |
| 28 | OE3# | Input | CMOS | Active low input for enabling Q3 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs |
| 30, 40 | NC | _ | | Do not connect this pin. |
| 32 | OE4# | Input | CMOS | Active low input for enabling Q4 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs |
| 33 | Q4+ | Output | HCSL | Differential true clock output |
| 34 | Q4- | Output | HCSL | Differential complementary clock output |
| 36 | Q5+ | Output | HCSL | Differential true clock output |
| 37 | Q5- | Output | HCSL | Differential complementary clock output |
| 38 | OE5# | Input | CMOS | Active low input for enabling Q5 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs |
| EPAD | EPAD | Power | _ | Connect to ground |





Power Management Table

| PD# | IN | SMBus OE bit | OEn# | Qn+ | Qn- | PLL Status |
|-----|---------|--------------|------|---------|---------|-------------------|
| 0 | Х | Х | Х | Low | Low | Off |
| 1 | Running | 0 | Х | Low | Low | On ⁽¹⁾ |
| 1 | Running | 1 | 0 | Running | Running | On ⁽¹⁾ |
| 1 | Running | 1 | 1 | Low | Low | On ⁽¹⁾ |

Note:

1. If PLL Bypass mode is selected, the PLL will be off and outputs will be running.

PLL Operating Mode Select Table

| BW_SEL_TRI | Operating Mode | PLL |
|------------|-------------------------|---------|
| 0 | PLL with Low Bandwidth | Running |
| М | PLL Bypass | off |
| 1 | PLL with High Bandwidth | Running |





Maximum Ratings

| Storage Temperature | (Above which useful life may be impaired. For user guidelines, not tested.) | |
|----------------------|---|--|
| Junction Temperature | Supply Voltage to Ground Potential, V _{DDxx} 0.5V to +4.6V Input Voltage0.5V to V _{DD} +0.5V, not exceed 4.6V SMBus, Input High Voltage | Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to ab- solute maximum rating conditions for extended periods may |

Operating Conditions

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

| Symbol | Parameters | Conditions | Min | Тур. | Max. | Units |
|--|--|--|-------|------|-------|-------|
| V _{DD,} V _{DDA,} V _{DDR} | Power Supply Voltage | — | 3.135 | 3.3 | 3.465 | V |
| I _{DDA} | Analog Power Supply Current | V _{DDA} , PLL mode, All outputs active @ 100MHz | | 21 | 25 | mA |
| I _{DD} | Power Supply Current | $V_{DD} + V_{DD_R}$, All outputs active @ 100MHz | _ | 85 | 100 | mA |
| I _{DDA_PD} | Analog Power Supply Power Down ⁽¹⁾ Current | V _{DDA} , PLL mode, All outputs LOW/LOW | _ | 0.6 | 1 | mA |
| I _{DD_PD} | Power Supply Power Down ⁽¹⁾ Current | V _{DD} + V _{DD_R} , All outputs LOW/LOW | _ | 2.5 | 3 | mA |
| T _A | Ambient Temperature | Industrial grade | -40 | _ | 85 | °C |

Note:

1. Input clock is not running.

2. Outputs drive 5 inch trace.

Input Electrical Characteristics

| Symbol | Parameters | Conditions | Min. | Тур. | Max. | Units |
|------------------|------------------------------|------------|------|------|------|-------|
| R _{pu} | Internal Pullup Resistance | — | _ | 120 | _ | KW |
| R _{dn} | Internal Pulldown Resistance | _ | _ | 120 | | KW |
| L _{PIN} | Pin Inductance | — | | | 7 | nH |





SMBus Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

| Symbol | Parameters | Conditions | Min. | Тур. | Max. | Units |
|----------------------|---------------------------|--|-----------------------------|------|------|-------|
| V _{DDSMB} | Nominal Bus Voltage | — | 2.7 | _ | 3.6 | V |
| | | SMBus, $V_{DDSMB} = 3.3V$ | 2.1 | | 3.6 | |
| V _{IHSMB} | SMBus Input High Voltage | SMBus, V _{DDSMB} < 3.3V | 0.65* V _{DDSMB} | _ | 3.6 | V |
| V _{ILSMB} | SMBus Input Low Voltage | SMBus, $V_{DDSMB} = 3.3V$ | _ | _ | 0.8 | 3.7 |
| | | SMBus, V _{DDSMB} < 3.3V | _ | | 0.8 | V |
| I _{SMBSINK} | SMBus Sink Current | SMBus, at V _{OLSMB} | 4 | | | mA |
| VOLSMB | SMBus Output Low Voltage | SMBus, at I _{SMBSINK} | _ | | 0.4 | V |
| f _{MAXSMB} | SMBus Operating Frequency | Maximum frequency | _ | | 500 | kHz |
| t _{RMSB} | SMBus Rise Time | (Max $\mathrm{V_{IL}}$ - 0.15) to (Min $\mathrm{V_{IH}}$ + 0.15) | _ | | 1000 | ns |
| t _{FMSB} | SMBus Fall Time | (Min $\mathrm{V_{IH}}$ + 0.15) to (Max $\mathrm{V_{IL}}$ - 0.15) | _ | _ | 300 | ns |

LVCMOS DC Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

| Symbol | Parameters | Conditions | Min. | Тур. | Max. | Units |
|-----------------|--------------------|--|--------------------------|--------------|-------------------------|-------|
| V _{IH} | Input High Voltage | Single-ended inputs, except SMBus | 0.75* V _{DD} | _ | V _{DD} +0.3 | V |
| V _{IM} | Input Mid Voltage | SADR0_TRI, SADR1_TRI, BW_SEL_TRI | $0.4 V_{DD}$ | $0.5 V_{DD}$ | $0.6V_{\rm DD}$ | V |
| V _{IL} | Input Low Voltage | Single-ended inputs, except SMBus | -0.3 | _ | 0.25 V _{DD} | V |
| I _{IH} | Input High Current | Single-ended inputs, $V_{IN} = V_{DD}$ | _ | | 5 | μΑ |
| I _{IL} | Input Low Current | Single-ended inputs, $V_{IN} = 0V$ | -5 | | _ | μΑ |
| I _{IH} | Input High Current | Single-ended inputs with pullup/pulldown resistor, $V_{\rm IN}$ = $V_{\rm DD}$ | _ | _ | 50 | μΑ |
| I _{IL} | Input Low Current | Single-ended inputs with pullup/pulldown resistor, $V_{\rm IN}$ = 0V | -50 | _ | _ | μΑ |
| C _{IN} | Input Capacitance | — | 1.5 | | 5 | pF |

LVCMOS AC Electrical Characteristics

Temperature = T_A; Supply voltages per normal operation conditions; See test circuits for the load conditions

| Symbol | Parameters | Conditions | Min. | Тур. | Max. | Units |
|--------------------|-----------------------|---|------|------|------|--------|
| t _{OELAT} | Output Enable Latency | Q start after OE# assertion Q stop after OE# deassertion | 4 | 5 | 10 | clocks |
| t _{PDLAT} | PD# Deassertion | Differential outputs enable after PD# deassertion | | 20 | 300 | μs |





HCSL Input Characteristics⁽¹⁾

| Symbol | Parameters | Conditions | Min. | Тур. | Max. | Units |
|----------------------------|---|--|------|------|-------|-------|
| V _{IHDIF} | Diff. Input High Voltage ⁽³⁾ | IN+, IN-, single-end measurement | 600 | 800 | 1150 | mV |
| V _{ILDIF} | Diff. Input Low Voltage ⁽³⁾ | IN+, IN-, single-end measurement | -300 | 0 | 300 | mV |
| V _{COM} | Diff. Input Common Mode Voltage | _ | 150 | _ | 900 | mV |
| V _{SWING} | Diff. Input Swing Voltage | Peak to peak value (V _{IHDIF} - V _{ILDIF)} | 300 | _ | 2900 | mV |
| f _{INBP} | Input Frequency | PLL Bypass mode | 1 | _ | 400 | MHz |
| f _{IN100} | Input Frequency | 100MHz PLL | 98.5 | 100 | 102.5 | MHz |
| f _{MODI-} PCIe | Input SS Modulation Freq. PCIe | Allowable frequency for PCIe applications (Triangular Modulation) | 30 | _ | 33 | kHz |
| t _{STAB} | Clock stabilization | From V_{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock | | 0.75 | 1.0 | ms |
| t _{RF} | Diff. Input Slew Rate ⁽²⁾ | Measured differentially with 10 inch trace. Please refer to test load Figure 1. | 0.4 | | _ | V/ns |
| I _{IN} | Diff. Input Leakage Current | $V_{IN} = V_{DD}, V_{IN} = GND$ | -5 | 0.01 | 5 | uA |
| t _{DC} | Diff. Input Duty Cycle | Measured differentially | 45 | _ | 55 | % |
| tj _{c-c} | Diff. Input Cycle to cycle jitter | Measured differentially | _ | _ | 125 | ps |

Note:

Guaranteed by design and characterization, not 100% tested in production 1.

Slew rate measured through +/-75mV window centered around differential zero 2.

3. The device can be driven by a single-ended clock by driving the true clock and biasing the complement clock input to the Vbias, where Vbias is (VIH-VIL)/2

HCSL Output DC Characteristics

Temperature = T_A ; Supply voltages per normal operation conditions; See test circuits for the load conditions

| Symbol | Parameters | Condition | Min. | Тур. | Max. | Units |
|-------------------|---|--|------|------|------|-------|
| V _{OH} | Output Voltage High ⁽¹⁾ | Statistical measurement on single-ended | 660 | _ | 850 | mV |
| VOL | Output Voltage Low ⁽¹⁾ | | -150 | _ | 150 | mV |
| V _{OMAX} | Output Voltage Maximum ⁽¹⁾ | Measurement on single ended signal using | | _ | 1150 | mV |
| V _{OMIN} | Output Voltage Minimum ⁽¹⁾ | absolute value | -300 | _ | _ | mV |
| V _{OC} | Output Cross Voltage ^(1,2,4) | _ | 250 | | 550 | mV |
| DV _{OC} | V _{OC} Magnitude Change ^(1,2,5) | _ | | | 140 | mV |

Note:

1. At default SMBUS amplitude settings.

2. Guaranteed by design and characterization-not 100% tested in production.

Measured from differential waveform. 3.

This one is defined as voltage where $Q^+ = Q^-$ measured on a component test board and only applied to the differential rising edge. 4.

The total variation of all Vcross measurements in any particular system. This is a subset of Vcross_min/max allowed. 5.





HCSL Output AC Characteristics

| Symbol | Parameters | Condition | Min. | Тур. | Max. | Units |
|---------------------|--|---|------|------|-------|-------|
| 0,11001 | | PLL mode 100MHz | 98.5 | 100 | 102.5 | MHz |
| f _{OUT} | Output Frequency | PLL bypass mode | 1 | | 400 | MHz |
| | (1.0) | -3dB point in High Bandwidth Mode | 2 | 2.65 | 4 | MHz |
| BW | PLL Bandwidth ^(1,8) | -3dB point in Low Bandwidth Mode | 0.7 | 1.1 | 1.4 | MHz |
| _ | | Peak pass band gain, low bandwidth | 0 | 1.2 | 2 | dB |
| tj _{peak} | PLL Jitter Peaking | Peak pass band gain, high bandwidth | 0 | 1.2 | 2.5 | dB |
| t _{RF} | Slew Rate ^(1,2,3) | Scope averaging on fast setting with 10 inch trace. Please refer to test load Figure 1. | 2.2 | 3 | 4.0 | V/ns |
| Dt _{RF} | Slew Rate Matching ^(1,2,4) | Scope averaging on | | 8 | 20 | % |
| t _{SKEW} | Output Skew ^(1,2) | Averaging on, $V_T = 50\%$ | | 30 | 50 | ps |
| t _{DC} | Duty Cycle ^(1,2) | Measured differentially, PLL Mode | 45 | 50 | 55 | % |
| t _{DCD} | Duty Cycle Distortion ^(1,7) | Measured differentially, PLL Bypass Mode at 100MHz | -3.5 | 0 | 3.5 | % |
| | | PLL mode | _ | 14 | 60 | ps |
| tj _{c-c} | Cycle-to-Cycle Jitter ^(1,2) | Additive jitter, Bypass mode | | 0.1 | 1 | ps |
| t _{pd_PLL} | Propagation delay | Input to output propagation delay in PLL mode at 100MHz with nominal tempera- ture and voltage | -100 | 15 | 100 | ps |
| t _{pd_BYP} | Propagation delay | Input to output propagation delay in ByPass mode at 100MHz with nominal temperature and voltage | 1650 | 2150 | 2650 | ps |





HCSL Output AC Characteristics (PLL Mode PCIe Phase Jitter)

| Symbol | Parameters | Condition | Min. | Тур. | Max. | Spec Limit | Units |
|-------------------------------|--|--------------------------|------|-------|-------|---------------|----------|
| | | PCIe 1.0 ⁽⁶⁾ | | 2.5 | 5 | 86 | ps (p-p) |
| | | PCIe 2.0 Low Band | _ | 0.025 | 0.05 | 3.1 | ps |
| | Integrated Phase Jitter PLL Mode (RMS) ^(1,5) | PCIe 2.0 High Band | _ | 0.161 | 0.18 | 3 | ps |
| tjph_pll_ CC | Low Bandwidth (Common | PCIe 3.0 | _ | 0.051 | 0.071 | 1 | ps |
| | Clocked Architecture) | PCIe 4.0 | _ | 0.051 | 0.071 | 0.5 | ps |
| | | PCIe 5.0 ⁽¹¹⁾ | _ | 0.013 | 0.022 | 0.15 | ps |
| | | PCIe 6.0 | _ | 0.01 | 0.016 | 0.1 | ps |
| | | PCIe 1.0 | _ | 7.8 | 8.7 | _ | ps (p-p) |
| tj _{PH_PLL_} SRIS | Integrated Phase Jitter PLL | PCIe 2.0 | _ | 0.139 | 0.208 | _ | ps |
| | Integrated Phase Jitter PLL Mode (RMS) ^(1,5) Low Bandwidth (SRIS Architecture) | PCIe 3.0 | _ | 0.061 | 0.12 | _ | ps |
| | | PCIe 4.0 | _ | 0.062 | 0.12 | _ | ps |
| | | PCIe 5.0 ⁽¹¹⁾ | _ | 0.062 | 0.105 | _ | ps |
| | | PCIe 6.0 | _ | 0.05 | 0.085 | _ | ps |
| | | PCIe 1.0 ⁽⁶⁾ | _ | 5.1 | 6.5 | 86 | ps (p-p) |
| | Integrated Phase Jitter PLL Mode (RMS) ^(1,5) | PCIe 2.0 Low Band | _ | 0.026 | 0.052 | 3.1 | ps |
| | | PCIe 2.0 High Band | _ | 0.18 | 0.24 | 3 | ps |
| tjph_pll_ CC | | PCIe 3.0 | | 0.053 | 0.063 | 1 | ps |
| CC | High Bandwidth (Com- mon Clocked Architecture) | PCIe 4.0 | _ | 0.053 | 0.063 | 0.5 | ps |
| | | PCIe 5.0 ⁽¹¹⁾ | _ | 0.016 | 0.027 | 0.15 | ps |
| | | PCIe 6.0 | | 0.012 | 0.02 | _ | ps |
| | | PCIe 1.0 | _ | 7.51 | 8.12 | _ | ps (p-p) |
| | Integrated Phase Jitter PLL | PCIe 2.0 | _ | 0.153 | 0.198 | _ | ps |
| tj _{PH_PLL_} | Mode (RMS) ^(1,5) | PCIe 3.0 | _ | 0.067 | 0.087 | _ | ps |
| SRIS | High Bandwidth (SRIS | PCIe 4.0 | | 0.07 | 0.09 | _ | ps |
| | Architecture) | PCIe 5.0 ⁽¹¹⁾ | | 0.065 | 0.111 | | ps |
| | | PCIe 6.0 | _ | 0.056 | 0.095 | _ | ps |

Note:

1. Guaranteed by design and characterization-not 100% tested in production.

2. Measured from differential waveform.

Slew rate is measured through the Vswing voltage range centered around differential 0V, within ±150mV window. 3.

- 4. Slew rate matching is measured through ±75mV window centered around differential zero.
- See http://www.pcisig.com for complete specs. 5.
- Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10⁻¹². 6.
- 7. Duty cycle distortion is the difference in duty cycle between the output and input clock when the device is operated in the PLL bypass mode.

8. The Min and Max values of each BW setting track each other, low BW max will never occur with high BW min.

9. Applies to all differential outputs.

11. PCIe 5.0 v0.9 specification.

^{10.} For additive jitter RMS value is calculated by the following equation = SQRT [(total jitter)^{*2}].





HCSL Output AC Characteristics (Fanout Buffer Mode Additive Phase Jitter)

| Symbol | Parameters | Condition | Min. | Тур. | Max. | Output Limit | Units |
|--------------------------------|---|--------------------------|------|-------|--------|-----------------|----------|
| | | PCIe 1.0 ⁽⁶⁾ | _ | 1.2 | 1.8 | 86 | ps (p-p) |
| | | PCIe 2.0 Low Band | _ | 0.004 | 0.015 | 3 | ps |
| | Additive Integrated Phase Jitter | PCIe 2.0 High Band | _ | 0.058 | 0.087 | 3.1 | ps |
| tj _{PH_A_CC} | (RMS) ^(1,5) (Common Clocked Architec- | PCIe 3.0 | _ | 0.019 | 0.0228 | 1 | ps |
| | ture) | PCIe 4.0 | _ | 0.019 | 0.0228 | 0.5 | ps |
| | | PCIe 5.0 ⁽¹¹⁾ | _ | 0.014 | 0.024 | 0.15 | ps |
| | | PCIe 6.0 | _ | 0.012 | 0.020 | 0.1 | ps |
| | | PCIe 1.0 | _ | 0.111 | 0.154 | | ps (p-p) |
| | | PCIe 2.0 | _ | 0.051 | 0.09 | | ps |
| 4: | Additive Integrated Phase Jitter (RMS) ^(1,5,10) | PCIe 3.0 | _ | 0.022 | 0.042 | | ps |
| tjph_a_sris | (SRIS Architecture) | PCIe 4.0 | _ | 0.023 | 0.043 | _ | ps |
| | (onto mennecture) | PCIe 5.0 ⁽¹¹⁾ | _ | 0.024 | 0.041 | | ps |
| | | PCIe 6.0 | _ | 0.022 | 0.037 | — | ps |
| tj _{PH_A_12k-} 20M | Additive Integrated Phase Jitter (RMS) ^(1,5,10) 12kHz ~ 20MHz | 100MHz, SSC off | _ | 0.086 | 0.111 | | ps |

Note:

1. Guaranteed by design and characterization-not 100% tested in production.

Measured from differential waveform. 2

Slew rate is measured through the Vswing voltage range centered around differential 0V, within ±150mV window. 3.

Slew rate matching is measured through ±75mV window centered around differential zero. 4.

See http://www.pcisig.com for complete specs. 5.

Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10-12. 6.

Duty cycle distortion is the difference in duty cycle between the output and input clock when the device is operated in the PLL bypass mode. 7.

The Min and Max values of each BW setting track each other, low BW max will never occur with high BW min. 8.

Applies to all differential outputs. 9.

10. For additive jitter RMS value is calculated by the following equation = SQRT [(total jitter)*2 - (input jitter)*2].

11. PCIe 5.0 v0.9 specification.





HCSL Output Filtered Phase Jitter (QPI_UPI/DB2000Q)

| Symbol | Parameters | Condition | Min. | Тур. | Max. | Spec Limit | Units |
|---------------------------------|---|--|------|------|------|---------------|----------|
| | | QPI and UPI, 100M or 133.33MHz, 4.8Gbps, 6.4Gbps 12UI | _ | 0.18 | 0.38 | 0.5 | ps |
| tj _{PHPLL_} QPI_UPI | Integrated Phase Jitter PLL Mode (RMS) ^(1,5) | QPI and UPI, 100MHz, 8.0Gbps, 12UI | | 0.17 | 0.2 | 0.3 | ps |
| QPI_UPI | Mode (RMS) | QPI and UPI, 100MHz, <11.4Gbps, 12UI | _ | 0.14 | 0.16 | 0.2 | ps |
| | Fanout Buffer Mode Additive Integrated Phase Jitter (RMS) ^(1,5,10) | QPI and UPI, 100M or 133.33MHz, 4.8Gbps, 6.4Gbps 12UI | _ | 0.06 | 0.08 | _ | ps (p-p) |
| tj _{PH_QPI_} | | QPI and UPI, 100MHz, 8.0Gbps, 12UI | _ | 0.06 | 0.08 | _ | ps |
| UPI | | QPI and UPI, 100MHz, <11.4Gbps, 12UI | _ | 0.03 | 0.06 | _ | ps |
| | PLL Mode IF-UPI phase | Low bandwidth | _ | 0.15 | 0.18 | 1 | ps |
| tj _{PH_IFUPI} | jitter | High bandwidth | _ | 0.18 | 0.22 | 1 | ps |
| 9rn_IFUPI | Fanout Buffer Mode IF- UPI phase jitter | _ | | 0.08 | 0.1 | 1 | ps |
| tj _{PH_} DB2000Q | Fanout Buffer Mode DB2000Q phase jitter | | | 0.02 | 0.03 | 0.08 | ps |

Note:

1. Guaranteed by design and characterization-not 100% tested in production.

Measured from differential waveform. 2

Slew rate is measured through the Vswing voltage range centered around differential 0V, within ±150mV window. 3.

Slew rate matching is measured through ±75mV window centered around differential zero. 4.

See http://www.pcisig.com for complete specs. 5.

6. Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10-12.

Duty cycle distortion is the difference in duty cycle between the output and input clock when the device is operated in the PLL bypass mode. 7.

8. The Min and Max values of each BW setting track each other, low BW max will never occur with high BW min.

9. Applies to all differential outputs.

10. For additive jitter RMS value is calculated by the following equation = SQRT [(total jitter)*2 - (input jitter)*2].

11. PCIe 5.0 v0.9 specification.





SMBus Serial Data Interface

PI6CBE33063 is a slave-only device that supports block read and block write protocol using a single 7-bit address and read/write bit as shown below.

Read and write block transfers can be stopped after any complete byte transfer.

Address Assignment

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |
|----|----|----|----|----|----|----|-----|
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1/0 |

Note: SMBus address is latched on SADR pin

SMBus Address

|] | Pin | | SMBus | Address | |
|-----------|-----------|-------------|-------------|-------------|-------------|
| SADR1_tri | SADR0_tri | PI6CBE3312x | PI6CBE3308x | PI6CBE3306x | PI6CBE33045 |
| 0 | 0 | D8 | D8 | D8 | D8 |
| 0 | М | DA | N/A | N/A | DA |
| 0 | 1 | DE | N/A | N/A | DE |
| М | 0 | C2 | N/A | N/A | N/A |
| М | М | C4 | N/A | N/A | N/A |
| М | 1 | C6 | N/A | N/A | N/A |
| 1 | 0 | СА | N/A | N/A | N/A |
| 1 | М | CC | N/A | N/A | N/A |
| 1 | 1 | CE | N/A | N/A | N/A |

Note: PI6CBE3308x and PI6CBE3306x do not have SMBus address select pins. Their address is D8.

How to Write

| 1 bit | 7 bits | 1 bit | 1 bit | 8 bits | 1 bit | 8 bits | 1 bit | 8 bits | 1 bit | 8 bits | 1 bit | 1 bit |
|-----------|--------|-------|-------|-------------------------------------|-------|------------------------|-------|-------------------------------|-------|--------------------------|-------|----------|
| Start bit | Add. | W(0) | Ack | Beginning Byte loca- tion = N | Ack | Data Byte count = X | Ack | Beginning Data Byte (N) | Ack | Data Byte (N+X-1) | Ack | Stop bit |

How to Read

| 1 bit | 7 bits | 1 bit | 1 bit | 8 bits | 1 bit | 1 bit | 7 bits | 1 bit | 1 bit | 8 bits | 1 bit | 8 bits | 1 bit |
|-----------|---------|-------|-------|-------------------------------------|-------|---------------------|---------|-------|-------|------------------------|-------|-------------------------------|-------|
| Start bit | Address | W(0) | Ack | Beginning Byte loca- tion = N | Ack | Repeat Start bit | Address | R(1) | Ack | Data Byte count = X | Ack | Beginning Data Byte (N) | Ack |

| 8 bits | 1 bit | 1 bit |
|-----------|-------|----------|
| Data Byte | NAck | Stop bit |
| (N+X-1) | NACK | |





| Bit | Control Function | Description | Туре | Power-up Condition | 0 | 1 |
|-----|---------------------|---------------------------|-------------------|-----------------------|-------------------|--------------------|
| 7 | PLLMODERB1 | PLL Mode Readback Bit1 | R | Latch | 00 = Low BW | ZDB |
| | | | | | 01= Fanout me | ode |
| 6 | PLLMODERB0 | PLL Mode Readback Bit0 | R | Latch | 10 = Reserved | |
| | | | | | 11 = High BW | ZDB |
| 5 | Reserved | _ | | 0 | _ | _ |
| 4 | Reserved | _ | | 0 | _ | _ |
| 3 | PLL SW Control | PLL Mode control Bit0 | RW ⁽¹⁾ | 0 | Hardware Latch | SMBus Con- trol |
| 2 | PLL mode | PLL Mode 1 | RW | 1 | 00 = Low BW | ZDB |
| | | | | | 01= Fanout me | ode |
| 1 | PLL mode | PLL Mode 0 | RW | 1 | 10 = Reserved | |
| | | | | | 11 = High BW | ZDB |
| 0 | Frequency Select RB | Frequency select readback | R | Latch | 133MHz | 100MHz |

Byte 1: Output Enable Register 1

| Bit | Control Function | Description | Туре | Power-up Condition | 0 | 1 |
|-----|------------------|------------------|------|-----------------------|--------------------|-------------------|
| 7 | Reserved | — | RW | 0 | — | — |
| 6 | Q3_OE | Q3 output enable | RW | 1 | Output Low/ Low | OE Pin Control |
| 5 | Q2_OE | Q2 output enable | RW | 1 | Output Low/ Low | OE Pin Control |
| 4 | Reserved | _ | RW | 0 | — | — |
| 3 | Reserved | — | RW | 0 | _ | — |
| 2 | Q1_OE | Q1 output enable | RW | 1 | Output Low/ Low | OE Pin Control |
| 1 | Q0_OE | Q0 output enable | RW | 1 | Output Low/ Low | OE Pin Control |
| 0 | Reserved | — | RW | 0 | _ | — |





Byte 2: Output Enable Register 2

| Bit | Control Function | Description | Туре | Power-up Condition | 0 | 1 |
|-----|------------------|------------------|------|-----------------------|--------------------|-------------------|
| 7 | Reserved | — | RW | 0 | — | _ |
| 6 | Reserved | _ | RW | 0 | _ | _ |
| 5 | Reserved | _ | RW | 0 | _ | _ |
| 4 | Reserved | _ | RW | 0 | _ | _ |
| 3 | Reserved | _ | RW | 0 | _ | _ |
| 2 | Q5_OE | Q5 output enable | RW | 1 | Output Low/ Low | OE Pin Control |
| 1 | Q4_OE | Q4 output enable | RW | 1 | Output Low/ Low | OE Pin Control |
| 0 | Reserved | _ | RW | 0 | _ | _ |

Byte 3 and Byte 4: Reserved

Byte 5: Revision and Vendor ID Register

| Bit | Control Function | Description | Туре | Power-up Condition | 0 | 1 | |
|-----|------------------|-------------|------|-----------------------|----------------------|---|--|
| 7 | RID3 | | R | 0 | rev = 0000 | | |
| 6 | RID2 | Revision ID | R | 0 | | | |
| 5 | RID1 | | R | 0 | | | |
| 4 | RID0 | | R | 0 | | | |
| 3 | PVID3 | | R | 0 | - - Diodes = 0011 | | |
| 2 | PVID2 | | R | 0 | | | |
| 1 | PVID1 | Vendor ID | R | 1 | | | |
| 0 | PVID0 | | R | 1 | | | |





Byte 6: Device ID Register

| Bit | Control Function | Description | Туре | Power-up Condition |
|-----|------------------|-------------|------|-----------------------|
| 7 | | DID7 | R | |
| 6 | | DID6 | R | |
| 5 | - NA | DID5 | R | |
| 4 | | DID4 | R | ohA3 for PI6CBE33063 |
| 3 | | DID3 | R | OIIAS IOI FIOCDESSUOS |
| 2 | | DID2 | R | |
| 1 | | DID1 | R | |
| 0 | | DID0 | R | |

Byte 7: Byte Count Register

| Bit | Control Function | Description | Туре | Power-up Condition | 0 | 1 |
|-----|------------------|--|------|-----------------------|---|---|
| 7 | Reserved | — | | 0 | — | — |
| 6 | Reserved | — | | 0 | | _ |
| 5 | Reserved | _ | | 0 | | — |
| 4 | BC4 | | RW | 0 | | — |
| 3 | BC3 | | RW | 1 | _ | _ |
| 2 | BC2 | Wring to the register configures how many bytes will be read back on a block read | RW | 0 | _ | _ |
| 1 | BC1 | by it's will be read back off a block read | RW | 0 | | _ |
| 0 | BC0 | | RW | 0 | | |





Test Loads




Figure 1. Low-Power HCSL Test Circuit




Figure 2. Test Set Up for Phase Jitter Measurement

LVDS Output Termination




Figure 3. Differential Output Driving LVDS





Power Supply




Figure 4. Power Supply Filter

Thermal Characteristics Table

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|---------------|--|------------|------|------|------|------|
| θ_{JA} | Thermal Resistance Junction to Ambient | Still air | | 29.9 | | °C/W |
| θ_{JC} | Thermal Resistance Junction to Case | | | 15.9 | | °C/W |


Part Marking

| PI6CBE33 063ZLAIE ZYYWWXX o Z: Die Rev YY: Date Code (Year) WW: Date Code (Workweek) 1st X: Assembly Site Code 2nd X: Wafer Fab Site Code |
|---|
| |





Packaging Mechanical



For latest package information:

See http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.





Ordering Information


| Ordering Code | Package Code | Package Description | Temperature | Pin 1 Orientation |
|-----------------------|-----------------|--|-------------|----------------------|
| PI6CBE33063ZLAIEX | ZLA | 40-Contact, Very Thin Quad Flat No-Lead (TQFN) | -40~85°C | Top Right Corner |
| PI6CBE33063ZLAIEX-13R | ZLA | 40-Contact, Very Thin Quad Flat No-Lead (TQFN) | -40~85°C | Top Left Corner |

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. I = Industrial
- 5. E = Pb-free and Green
- 6. X suffix = Tape/Reel
- 7. For packaging detail, go to our website at: https://www.diodes.com/assets/MediaList-Attachments/Diodes-Package-Information.pdf

Pin 1 Orientation







IMPORTANT NOTICE

DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH RE-1. GARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MER-CHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2 The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3 Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4 Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/termsand-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6 Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/ important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2023 Diodes Incorporated. All Rights Reserved.

www.diodes.com