

P-CHANNEL ENHANCEMENT MODE MOSFET

Product Summary


BV _{DSS}	RDS(ON) Max	I _D T _A = +25°C
-30V	12mΩ @ V _{GS} = -10V	-10.7A
-307	$25m\Omega$ @ V _{GS} = -4.5V	-7.4A

Description

This new generation MOSFET is designed to minimize the on-state resistance (RDS(ON)) yet maintain superior switching performance, making it ideal for high-efficiency power-management applications.

Applications

- Load switches
- Power-management functions
- DC-DC converters





Features and Benefits

- Low On-Resistance
- Low Input Capacitance
- Low Input/Output Leakage
- ESD Protected Gate
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/

Mechanical Data

- Package: U-DFN2523-6
- Package Material: Molded Plastic, "Green" Molding Compound;
 UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish NiPdAu over Copper Leadframe. Solderable per MIL-STD-202, Method 208
- Weight: 0.008 grams (Approximate)





Bottom View

Equivalent Circuit

Ordering Information (Note 4)

Part Number	Paakaga	Packing			
Part Number	Package	Qty.	Carrier		
DMP3011SFK-7	U-DFN2523-6	3,000	Tape & Reel		
DMP3011SFK-13	U-DFN2523-6	10,000	Tape & Reel		

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/

Marking Information



CB = Product Type Marking Code YWX = Date Code Marking Y = Year (ex: 3 = 2023)

W = Week (ex: a = Week 27; z Represents Week 52 and 53)

X = Internal Code (ex: B = Monday)

Date Code Key

Date Code Key												
Year	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034
Code	3	4	5	6	7	8	9	0	1	2	3	4
Week 1-26			27-52			53						
Code	e A-Z		a-z			Z						
Internal Code	Sı	ın	Mor	1	Tue	,	Wed	Thu		Fri		Sat
Code	A	A	В		С		D	Е		F		G



Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit	
Drain-Source Voltage	V _{DSS}	-30	V	
Gate-Source Voltage	Vgss	±25	V	
Continuous Drain Current (Note 6) $V_{GS} = -10V$ Steady $T_A = +25^{\circ}C$ State $T_A = +70^{\circ}C$		ΙD	-10.7 -8.6	А
Continuous Drain Current (Note 6) $V_{GS} = -4.5V$ Steady $T_A = +25^{\circ}C$ State $T_A = +70^{\circ}C$		ΙD	-7.4 -5.9	А
Maximum Continuous Body Diode Forward Current (Is	-3	Α
Pulsed Drain Current (10µs Pulse, Duty Cycle = 1%)	I _{DM}	-80	Α	
Avalanche Current (Note 7)	I _{AS}	-14	Α	
Avalanche Energy (Note 7)	Eas	104	mJ	

Thermal Characteristics (@TA = +25°C, unless otherwise specified.)

Characteristic		Symbol	Value	Unit
Total Power Dissipation (Note 5)		P_{D}	1.04	W
Thermal Resistance, Junction to Ambient (Note 5)		RθJA	121.03	°C/W
Total Power Dissipation (Note 6)		PD	2.07	W
Thermal Resistance, Junction to Ambient (Note 6)		RθJA	60.77	°C/W
Total Power Dissipation (Note 6)	Tc = +25°C	PD	16.9	W
Thermal Resistance, Junction to Case (Note 6)		R _θ JC	7.39	°C/W
Operating and Storage Temperature Range		TJ, TSTG	-55 to +150	°C

Electrical Characteristics (@T_A = +25°C, unless otherwise specified.)


Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition	
OFF CHARACTERISTICS (Note 8)	, <u>-</u>						
Drain-Source Breakdown Voltage	BV _{DSS}	-30	_	_	V	V _G S = 0V, I _D = -250μA	
Zero Gate Voltage Drain Current T _J = +25°C	I _{DSS}	_	_	-1	μΑ	V _{DS} = -24V, V _{GS} = 0V	
Gate-Source Leakage	lgss		_	±10	μΑ	Vgs = ±25V, Vps = 0V	
ON CHARACTERISTICS (Note 8)							
Gate Threshold Voltage	VGS(th)	-1	_	-2.5	V	V _{DS} = V _{GS} , I _D = -250μA	
Static Drain-Source On-Resistance	D	_	9.5	12	mΩ	Vgs = -10V, ID = -9.5A	
Static Diani-Source Off-Resistance	RDS(ON)		15	25	11122	Vgs = -4.5V, ID = -6.9A	
Diode Forward Voltage	VsD		-0.7	-1.2	V	Vgs = 0V, Is = -1A	
DYNAMIC CHARACTERISTICS (Note 9)	•		•	•	•		
Input Capacitance	Ciss	_	2380	_		.,	
Output Capacitance	Coss	_	341	_	pF	V _{DS} = -15V, V _{GS} = 0V, f = 1MHz	
Reverse Transfer Capacitance	Crss	_	296	_			
Gate Resistance	Rg	_	3	_	Ω	$V_{DS} = 0V$, $V_{GS} = 0V$, $f = 1MHz$	
Total Gate Charge (VGS = -5V)	Qg		25	_			
Total Gate Charge (VGS = -10V)	Qg		46	_		15/ 1 14 50	
Gate-Source Charge	Qgs		6.8	_	nC	$V_{DS} = -15V, I_{D} = -11.5A$	
Gate-Drain Charge	Q _{gd}	_	13	_			
Turn-On Delay Time	t _{D(on)}	_	6	_			
Turn-On Rise Time	tr		22	_		V _{DD} = -15V, V _{GS} = -10V,	
Turn-Off Delay Time	t _{D(off)}	_	43	_	ns	$R_G = 6\Omega$, $I_D = -11.5A$	
Turn-Off Fall Time	tf	_	33	_	1		
Reverse Recovery Time	trr	_	19	_	ns	14.54 11/11 4004/	
Reverse Recovery Charge	Qrr	_	8.9	_	nC	Is = -11.5A, dI/dt = 100A/μs	


5. Device mounted on FR-4 PCB, with minimum recommended pad layout.

- 8. Short duration pulse test used to minimize self-heating effect.
- 9. Guaranteed by design. Not subject to production testing.


^{6.} Device mounted on minimum recommended pad layout test board, $10\mu s$ pulse duty cycle = 1%. 7. UIS in production with L = 1mH, $T_J = +25^{\circ}C$.








Gate Voltage









Figure 2. Typical Transfer Characteristic






Figure 6. On-Resistance Variation with Temperature









Figure 7. On-Resistance Variation with Temperature



12 10 8 $V_{GS}(V)$ 6 4 $V_{DS} = -15V, I_{D} = -11.5A$ 2 0 0 10 20 30 40 50 Q_q (nC)

Figure 11. Gate Charge






Figure 8. Gate Threshold Variation vs. Junction Temperature











Figure 13. Transient Thermal Resistance



Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

U-DFN2523-6




U-DFN2523-6							
Dim	Min	Max	Тур				
Α	0.57	0.63	0.60				
A1	0	0.05	0.02				
A3	-	-	0.152				
b	0.25	0.35	0.30				
D	2.45	2.55	2.50				
D1	1.55	1.65	1.60				
е	-	-	0.65				
Е	2.25	2.35	2.30				
E1	1.18	1.28	1.23				
L	0.30	0.40	0.35				
L1	0.30	0.40	0.35				
All	All Dimensions in mm						

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

U-DFN2523-6



Dimensions	Value (in mm)
С	0.650
Х	0.400
X1	1.700
Y	0.650
Y1	0.450
Y2	1.830
Y3	2.700



IMPORTANT NOTICE

- DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- provided subject to Diodes' Standard Terms and Conditions Sale Diodes' (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
- 9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-andconditions/important-notice

7 of 7

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2023 Diodes Incorporated. All Rights Reserved.

www.diodes.com

DMP3011SFK www.diodes.com Document number: DS45368 Rev. 4 - 2