



P-CHANNEL ENHANCEMENT MODE MOSFET

Product Summary

BV _{DSS}	Rds(on) max	ID MAX TA = +25°C
001/	45mΩ @ V _{GS} = -4.5V	-4.2A
-20V	62mΩ @ V _{GS} = -2.5V	-3.4A

Description and Applications

This new generation MOSFET is designed to minimize the on-state resistance (R_{DS(ON)}) making it ideal for high efficiency power management applications.

- Battery Management
- Load Switch
- · Battery Protection

ESD PROTECTED


Features and Benefits

- Low Q_q & Q_{qd}
- Small Footprint
- Low Profile 0.35mm Height
- ESD Protected
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/

Mechanical Data

- Case: X2-DSN1010-3
- Terminal Connections: See Diagram Below
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish NiPdAu or NiAu. Solderable per MIL-STD-202, Method 208@4

X2-DSN1010-3



Top View Equivalent Circuit

Ordering Information (Note 4)

Part Number	Case	Packaging
DMP2043UCA3-7	X2-DSN1010-3	5000/Tape & Reel

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen and Antimony free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/



Marking Information (Note 5)

Marking 1



M6 = Product Type Marking Code YM = Date Code Marking Y or \overline{Y} = Year (ex: I = 2021) M or \overline{M} = Month (ex: 9 = September)

Date Code Kev

2410 0040 110)	1											
Year	2017		2021	2022	2023	2024	2025	2026	2027	2028	2029	2030
Code	E			J	K	L	M	N	0	Р	R	S
	1	ı			ı	ı	ı	ı				
Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec

Marking 2



$$\label{eq:M6} \begin{split} &\text{M6} = \text{Product Type Marking Code} \\ &\text{YW} = \text{Date Code Marking} \\ &\text{Y or } \overline{Y} = \text{Year (ex: 1 = 2021)} \\ &\text{W or } \overline{W} = \text{Week (ex: a = Week 27; z Represents Week 52 and 53)} \end{split}$$

Date Code Kev

 												_
Year	2017	 2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	ĺ
Code	7	 1	2	3	4	5	6	7	8	9	0	ĺ

Week	1-26	27-52	53
Code	A-Z	a-z	z

Note:

5. The marking code changed to Marking 2 from week 6, 2021.



Maximum Ratings (@TA = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit	
Drain-Source Voltage	VDSS	-20	V	
Gate-Source Voltage	V _{GSS}	-20	V	
Continuous Drain Current (Note 6) V _{GS} = -4.5V	$T_A = +25$ °C $T_A = +70$ °C	lο	-4.2 -3.4	Α
Continuous Drain Current (Note 6) V _{GS} = -2.5V	$T_A = +25$ °C $T_A = +70$ °C	lo	-3.4 -2.7	А
Pulsed Drain Current (Note 7)	<u>.</u>	I _{DM}	-25	Α
Continuous Gate Clamp Current		lg	-5	mA

Thermal Characteristics

Characteristic	Symbol	Value	Unit
Power Dissipation (Note 8)	PD	0.65	W
Thermal Resistance, Junction to Ambient @T _A = +25°C (Note 8)	R _{0JA}	193.5	°C/W
Power Dissipation (Note 6)	PD	1.3	W
Thermal Resistance, Junction to Ambient @T _A = +25°C (Note 6)	R _{0JA}	98.5	°C/W
Operating and Storage Temperature Range	TJ, TSTG	-55 to +150	°C


Electrical Characteristics (@T_A = +25°C, unless otherwise specified.)


Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 9)						
Drain-Source Breakdown Voltage	BVDSS	-20	1		٧	$V_{GS} = 0V, I_{D} = -250\mu A$
Zero Gate Voltage Drain Current T _J = +25°C	I _{DSS}		1	-1	μΑ	$V_{DS} = -10V, V_{GS} = 0V$
Gate-Source Leakage	Igss		1	-100	nA	$V_{GS} = -6V$, $V_{DS} = 0V$
ON CHARACTERISTICS (Note9)						
Gate Threshold Voltage	Vgs(TH)	-0.4	-0.8	-1.2	V	$V_{DS} = V_{GS}$, $I_D = -250\mu A$
Static Drain-Source On-Resistance	D-s/s/	-	36	45	mΩ	$V_{GS} = -4.5V$, $I_{D} = -1A$
Static Drain-Source On-Nesistance	R _{DS(ON)}		47	62	11122	$V_{GS} = -2.5V$, $I_{D} = -1A$
Diode Forward Voltage	VsD		-0.7	-1	V	$V_{GS} = 0V$, $I_{S} = -1A$
Reverse Recovery Charge	Q _{RR}	_	3.3	-	nC	V _{DS} = -10V, I _F = -1A,
Reverse Recovery Time	trr	_	10.2	1	ns	di/dt = 200A/µs
DYNAMIC CHARACTERISTICS (Note 10)						
Input Capacitance	Ciss		327	425		101/11/
Output Capacitance	Coss	-	174	226	pF	$V_{DS} = -10V, V_{GS} = 0V,$ f = 10kHz
Reverse Transfer Capacitance	Crss		13	17		I = TORTIZ
Series Gate Resistance	Rg	_	20	30	Ω	
Series Clamp Resistance	Rc	_	14000	-	12	_
Total Gate Charge	Qg	_	1.46	1.90		
Gate-Source Charge	Qgs	_	0.35	1	nC	$V_{DS} = -10V$, $V_{GS} = -4.5V$,
Gate-Drain Charge	Q _{gd}	_	0.37	_	nc	$I_D = -1A$
Gate Charge at VTH	Q _{g(TH)}		0.20	_		
Turn-On Delay Time	tD(ON)	_	986	1479		
Turn-On Rise Time	t _R		1877	_		$V_{DS} = -10V, V_{GS} = -2.5V,$
Turn-Off Delay Time	tD(OFF)	_	2120	3180	ns	$R_g = 10\Omega$, $I_D = -1A$
Turn-Off Fall Time	t _F	_	2230	_		


Notes:

- 6. Device mounted on FR-4 material with 1inch² (6.45cm²), 2oz. (0.071mm thick) Cu.
- 7. Repetitive rating, pulse width limited by junction temperature.
 8. Device mounted on FR-4 PCB with minimum recommended pad layout, single sided.
 9. Short duration pulse test used to minimize self-heating effect.
 10. Guaranteed by design. Not subject to production testing.













Figure 3. Typical On-Resistance vs. Drain Current and Gate Voltage



1.8 R_{DS(ON)}, DRAIN-SOURCE ON-RESISTANCE (NORMALIZED) 1.6 $V_{GS} = -4.5V, I_{D} = -1.0A$ 1.4 1.2 1 8.0 $V_{GS} = -2.5V, I_{D} = -1.0A$ 0.6 -25 100 -50 25 50 75 125 150 T., JUNCTION TEMPERATURE (°C)

Figure 5. Typical On-Resistance vs. Drain Current and Junction Temperature

Figure 6. On-Resistance Variation with Junction Temperature








Figure 7. On-Resistance Variation with Junction Temperature










Figure 8. Gate Threshold Variation vs. Junction Temperature











Figure 13. Transient Thermal Resistance



Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

X2-DSN1010-3




X2-DSN1010-3							
Dim	Min	Max	Тур				
Α		0.35	0.30				
b	0.14	0.16	0.15				
b2	0.64	0.66	0.65				
D	0.92	1.00	0.96				
Е	0.92	1.00	0.96				
e	-	-	0.50				
e1	-	-	0.50				
L	0.24	0.26	0.25				
La	0.24	0.26	0.25				
ΔII	Dimensi	ions in	mm				

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

X2-DSN1010-3



Dimensions	Value (in mm)				
С	0.50				
C1	0.50				
X	0.25				
X1	0.25				
Y	0.15				
Y1	0.65				



IMPORTANT NOTICE

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com