



P-CHANNEL ENHANCEMENT MODE MOSFET

Product Summary

V _{DSS}	R _{DS(ON)} Max	I _{D Max} T _A = +25°C
-8V	$5.7 \text{m}\Omega @V_{GS} = -4.5 \text{V}$	-16A

Description

This 3^{rd} generation Lateral MOSFET (LD-MOS) is engineered to minimize on-state losses and switch ultra-fast, making it ideal for high efficiency power transfer. It uses Chip-Scale Package (CSP) to increase power density by combining low thermal impedance with minimal $R_{DS(ON)}$ per footprint area.

Applications

- DC-DC Converters
- Battery Management
- Load Switch

Features

- LD-MOS Technology with the Lowest Figure of Merit:
 - R_{DS(ON)} = 5.7mΩ to Minimize On-State Losses
 - Q_g = 9.5nC for Ultra-Fast Switching
- V_{GS(TH)} = -0.7V Typ. for a Low Turn-On Potential
- CSP with Footprint 1.5mm x 1.5mm
- Height = 0.34mm for Low Profile
- ESD Protection of Gate
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

Mechanical Data


- Case: X2-DSN1515-9
- Terminal Connections: See Diagram Below
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminal Material: Finish CuNiAu. Solderable per MIL-STD-202, Method 208 (e4)





Top-View Pin Configuration

X2-DSN1515-9



Equivalent Circuit

Ordering Information (Note 4)

Part Number	Case	Packaging
DMP1008UCA9-7	X2-DSN1515-9	3,000/Tape & Reel

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.

Marking Information

X2-DSN1515-9



 $\begin{array}{l} MK = Product\ Type\ Marking\ Code \\ YM = Date\ Code\ Marking \\ Y\ or\ \overline{Y} = Year\ (ex:\ G=2019) \\ M\ or\ \overline{M} = Month\ (ex:\ 9=September) \end{array}$

Date Code Key

Year	2019	2020	20	021	2022	2023	3	2024	2025	202	26	2027
Code	G	Н		1	J	K		L	М	N	l	0
Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Code	1	2	3	4	5	6	7	8	9	0	N	D



Maximum Ratings ($@T_A = +25^{\circ}C$, unless otherwise specified.)

Characteristic		Symbol	Value	Unit	
Drain-Source Voltage			V_{DSS}	-8	V
Gate-Source Voltage		V _{GSS}	-6	V	
Continuous Drain Current (Note 5) $V_{GS} = -4.5V$ Steady $T_A = +25^{\circ}C$ State $T_A = +70^{\circ}C$		I _D	-11.5 -9.5	А	
Continuous Drain Current (Note 6) $V_{GS} = -4.5V$ Steady $T_A = +25^{\circ}C$ State $T_A = +70^{\circ}C$			I _D	-16 -13	А
Pulsed Drain Current (Pulse Duration 10µs, Duty C	ycle ≤1%)	I _{DM}	-80	Α	
Continuous Source Pin Current (Note 6)		Is	-2.8	Α	
Pulsed Source Pin Current (Pulse Duration 10µs, D	outy Cycle	I _{SM}	-80	А	
Continuous Gate Current		I _G	-0.28	Α	

Thermal Characteristics (@TA = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
Total Power Dissipation (Note 5)	P _D	1.2	W
Total Power Dissipation (Note 6)	P_{D}	2.2	W
Thermal Resistance, Junction to Ambient (Note 5)	R ₀ JA	105	°C/W
Thermal Resistance, Junction to Ambient (Note 6)	R ₀ JA	55	°C/W
Operating and Storage Temperature Range	T _{J,} T _{STG}	-55 to +150	°C


Electrical Characteristics (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Min	Тур	Max	Unit	Test Condition	
DFF CHARACTERISTICS (Note 7)							
Drain-Source Breakdown Voltage	BV _{DSS}	-8	_	_	V	$V_{GS} = 0V, I_D = -250\mu A$	
Zero Gate Voltage Drain Current @T _C = +	+25°C I _{DSS}	_	_	-1	μΑ	$V_{DS} = -6.4V, V_{GS} = 0V$	
Gate-Source Leakage	I _{GSS}	_	_	-100	nA	$V_{GS} = -6.0V, V_{DS} = 0V$	
ON CHARACTERISTICS (Note 7)							
Gate Threshold Voltage	$V_{GS(TH)}$	-0.4	_	-1.1	V	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	
			5.2	5.7		$V_{GS} = -4.5V, I_D = -2A$	
Static Drain-Source On-Resistance	R _{DS(ON)}	_	6.5	8.2	mΩ	$V_{GS} = -3.0V, I_D = -2A$	
			7.4	9.1		$V_{GS} = -2.5V, I_D = -2A$	
Diode Forward Voltage (Note 6)	V_{SD}	_	_	-1	V	$V_{GS} = 0V$, $I_S = -2A$	
DYNAMIC CHARACTERISTICS (Note 8)			_				
Input Capacitance	C _{iss}	_	952	_	pF	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Output Capacitance		_	534	_	pF	$V_{DS} = -4V, V_{GS} = 0V,$ f = 1.0MHz	
Reverse Transfer Capacitance	C_{rss}	_	164	_	pF	1 = 1.000112	
Series Gate Resistance	R _G	_	21.3	_	Ω	$V_{DS} = 0V, V_{GS} = 0V, f = 1.0MHz$	
Total Gate Charge	Q_g	_	9.5	_	nC	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
Gate-Source Charge	Q_{gs}	_	1.1	_	nC	$V_{GS} = -4.5V, V_{DS} = -4.5V,$ $I_{D} = -2A$	
Gate-Drain Charge		_	1.4	_	nC	ID = -2A	
Turn-On Delay Time	t _{D(ON)}	_	33.2	_	ns		
Turn-On Rise Time		_	102.4	_	ns	$V_{DD} = -4V$, $V_{GS} = -4.5V$,	
Turn-Off Delay Time		_	230.2	_	ns	$I_{DS} = -2A$, $R_G = 10\Omega$	
Turn-Off Fall Time	t _F	_	87.3	_	ns		
Reverse Recovery Charge		_	9.0	_	nC	$V_{DD} = -5V, I_F = -2A,$	
Reverse Recovery Time	t _{RR}	_	25.5	_	ns	di/dt = 200A/µs	

Notes:

- 5. Device mounted on FR-4 PCB with minimum recommended pad layout.
- 6. Device mounted on FR-4 material with 1-inch² (6.45cm²), 2oz (0.071mm thick) Cu.
- 7. Short duration pulse test used to minimize self-heating effect.
- 8. Guaranteed by design. Not subject to production testing.





I_D, DRAIN CURRENT (A) Figure 5. Typical On-Resistance vs. Drain Current

and Junction Temperature

T_., JUNCTION TEMPERATURE (°C)

Figure 6. On-Resistance Variation with Junction

Temperature






Figure 7. On-Resistance Variation with Junction Temperature




Figure 9. Diode Forward Voltage vs. Current




Figure 11. Gate Charge





Figure 8. Gate Threshold Variation vs. Junction Temperature



 $\begin{array}{c} R_{DS(ON)} \\ \hline \\ Limited \\ \hline \\ P_W = 100 \mu s \\ \hline \\ P_W = 100 ms \\ \hline \\ P_W = 100 ms$

 ${
m V}_{
m DS},$ DRAIN-SOURCE VOLTAGE (V) Figure 12. SOA, Safe Operation Area

0.01

10







Figure 13. Transient Thermal Resistance



Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

X2-DSN1515-9




X2-DSN1515-9							
Dim	Min Max Typ						
Α	0.325	0.345	0.335				
b	0.235	0.265	0.250				
D	1.480	1.530	1.505				
Е	E 1.480 1.530 1.505						
e 0.50							
All Dimensions in mm							

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

X2-DSN1515-9



Dimensions	Value (in mm)
С	0.50
C1	1.00
C2	1.00
D	0.25

March 2019

© Diodes Incorporated



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated

www.diodes.com