General Description

The AUR9718B is a high efficiency step-down DC-DC voltage converter. The chip operation is optimized by peak-current mode architecture with built-in synchronous power MOSFET switches.

The oscillator and timing capacitors are all built-in providing an internal switching frequency of 1.5MHz that allows the use of small surface mount inductors and capacitors for portable product implementations. Additional features including Soft Start (SS), Under Voltage Lock Out (UVLO), Thermal Shutdown Detection (TSD) and short circuit protection are integrated to provide reliable product applications.

The device is available in adjustable output voltage versions ranging from 0.8V to \( V_{IN} \) when input voltage range is from 2.7V to 5.5V, and is able to deliver up to 2.5A.

The AUR9718B is available in DFN-3×3-6 package.

Features

- High Efficiency Buck Power Converter
- Low \( R_{DS(ON)} \) Internal Switches: 100mΩ
- Output Current: 2.5A
- Adjustable Output Voltage from 0.8V to \( V_{IN} \)
- Wide Operating Voltage Range: 2.7V to 5.5V
- Built-in Power Switchers for Synchronous Rectification with High Efficiency
- Feedback Voltage Allows Output: 800mV
- 1.5MHz Switching Frequency
- Thermal Shutdown Protection
- Low Drop-out Operation at 100% Duty Cycle
- No Schottky Diode Required
- Input Over Voltage Protection

Applications

- LCD TV
- Set Top Box
- Post DC-DC Voltage Regulation
- PDA and Notebook Computer

Figure 1. Package Type of AUR9718B
Pin Configuration

D Package
(DFN-3×3-6)

Figure 2. Pin Configuration of AUR9718B (Top View)

Pin Description

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FB</td>
<td>Output voltage feedback pin</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Ground pin</td>
</tr>
<tr>
<td>3</td>
<td>SW</td>
<td>Switch output pin</td>
</tr>
<tr>
<td>4</td>
<td>VIN_SW</td>
<td>Power supply input for the MOSFET switch</td>
</tr>
<tr>
<td>5</td>
<td>VIN_A</td>
<td>Supply input for the analog circuit</td>
</tr>
<tr>
<td>6</td>
<td>EN</td>
<td>Enable pin, active high</td>
</tr>
</tbody>
</table>
Functional Block Diagram

Ordering Information

<table>
<thead>
<tr>
<th>Package</th>
<th>Temperature Range</th>
<th>Part Number</th>
<th>Marking ID</th>
<th>Packing Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>DFN-3×3-6</td>
<td>-40 to 80°C</td>
<td>AUR9718BGD</td>
<td>9718B</td>
<td>Tape &amp; Reel</td>
</tr>
</tbody>
</table>

BCD Semiconductor's Pb-free products, as designated with "G" in the part number, are RoHS compliant and green.
Absolute Maximum Ratings (Note 1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Input Voltage (pin VIN_SW)</td>
<td>V_{IN,SW}</td>
<td>0 to 6.5 V</td>
<td></td>
</tr>
<tr>
<td>Supply Input Voltage (pin VIN_A)</td>
<td>V_{IN,A}</td>
<td>0 to 6.5 V</td>
<td></td>
</tr>
<tr>
<td>SW Pin Switch Voltage</td>
<td>V_{SW}</td>
<td>-0.3 to V_{IN,SW}+0.3 V</td>
<td></td>
</tr>
<tr>
<td>Enable Voltage</td>
<td>V_{EN}</td>
<td>-0.3 to V_{IN,A}+0.3 V</td>
<td></td>
</tr>
<tr>
<td>SW Pin Switch Current</td>
<td>I_{SW}</td>
<td>3.5 A</td>
<td></td>
</tr>
<tr>
<td>Power Dissipation (On PCB, T_A=25°C)</td>
<td>P_D</td>
<td>2.49 W</td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance (Junction to Ambient, Simulation)</td>
<td>θ_JA</td>
<td>40.11 °C/W</td>
<td></td>
</tr>
<tr>
<td>Operating Junction Temperature</td>
<td>T_J</td>
<td>150 °C</td>
<td></td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>T_{OP}</td>
<td>-40 to 85 °C</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>T_{STG}</td>
<td>-55 to 150 °C</td>
<td></td>
</tr>
<tr>
<td>ESD (Human Body Model)</td>
<td>V_{HBM}</td>
<td>2000 V</td>
<td></td>
</tr>
<tr>
<td>ESD (Machine Model)</td>
<td>V_{MM}</td>
<td>200 V</td>
<td></td>
</tr>
</tbody>
</table>

Note 1: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “Recommended Operating Conditions” is not implied. Exposure to “Absolute Maximum Ratings” for extended periods may affect device reliability.

Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Input Voltage</td>
<td>V_{IN}</td>
<td>2.7</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Junction Temperature Range</td>
<td>T_J</td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
<tr>
<td>Ambient Temperature Range</td>
<td>T_A</td>
<td>-40</td>
<td>80</td>
<td>°C</td>
</tr>
</tbody>
</table>
## Electrical Characteristics

\( V_{IN,SW} = V_{IN,A} = V_{EN} = 5\,V, \quad V_{OUT} = 1.2\,V, \quad V_{FB} = 0.8\,V, \quad L = 3.3\mu H, \quad C_{IN} = 4.7\mu F, \quad C_{OUT} = 22\mu F, \quad T_A = 25{}^\circ C, \) unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage Range</td>
<td>( V_{IN} )</td>
<td></td>
<td>2.7</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Shutdown Current</td>
<td>( I_{OFF} )</td>
<td>( V_{EN} = 0,V )</td>
<td></td>
<td>1</td>
<td>( \mu A )</td>
<td></td>
</tr>
<tr>
<td>Active Current</td>
<td>( I_{ON} )</td>
<td>( V_{FB} = 0.95,V )</td>
<td>310</td>
<td></td>
<td>( \mu A )</td>
<td></td>
</tr>
<tr>
<td>Regulated Feedback Voltage</td>
<td>( V_{FB} )</td>
<td>For Adjustable Output Voltage</td>
<td>0.784</td>
<td>0.8</td>
<td>0.816</td>
<td>V</td>
</tr>
<tr>
<td>Regulated Output Voltage Accuracy</td>
<td>( \Delta V_{OUT}/V_{OUT} )</td>
<td>( V_{IN} = 2.7,V ) to ( 5.5,V, \quad I_{OUT} = 10,mA ) to ( 2.5,A )</td>
<td>-3</td>
<td>3</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Peak Inductor Current</td>
<td>( I_{PK} )</td>
<td></td>
<td>3.0</td>
<td>3.5</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>Oscillator Frequency</td>
<td>( f_{OSC} )</td>
<td></td>
<td>1.2</td>
<td>1.5</td>
<td>1.8 MHz</td>
<td></td>
</tr>
<tr>
<td>PMOSFET ( R_{ON} )</td>
<td>( R_{ON(NO)} )</td>
<td>( I_{SW} = 0.75,A )</td>
<td>100</td>
<td></td>
<td>( m\Omega )</td>
<td></td>
</tr>
<tr>
<td>NMOSFET ( R_{ON} )</td>
<td>( R_{ON(NO)} )</td>
<td>( I_{SW} = 0.75,A )</td>
<td>100</td>
<td></td>
<td>( m\Omega )</td>
<td></td>
</tr>
<tr>
<td>EN High-level Input Voltage</td>
<td>( V_{EN,H} )</td>
<td></td>
<td>1.5</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>EN Low-level Input Voltage</td>
<td>( V_{EN,L} )</td>
<td></td>
<td>0.4</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>EN Input Current</td>
<td>( I_{EN} )</td>
<td></td>
<td>1</td>
<td>( \mu A )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Soft-start time</td>
<td>( t_{SS} )</td>
<td></td>
<td>400</td>
<td></td>
<td>( \mu S )</td>
<td></td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td>( D_{MAX} )</td>
<td></td>
<td>100</td>
<td></td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Under Voltage Lock Out</td>
<td>( V_{UVLO} )</td>
<td>Rising</td>
<td>2.4</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Hysteresis</td>
<td></td>
<td>Falling</td>
<td>2.3</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>OVP Threshold</td>
<td>( V_{OVP} )</td>
<td>Hysteresis</td>
<td>0.1</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Hysteresis on OVP</td>
<td></td>
<td>5.8</td>
<td>5.9</td>
<td>6.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Thermal Shutdown</td>
<td>( T_{SD} )</td>
<td>Hysteresis=30°C</td>
<td>150</td>
<td></td>
<td>( ^\circ C )</td>
<td></td>
</tr>
</tbody>
</table>
Typical Performance Characteristics

Figure 4. Efficiency vs. Output Current

Figure 5. Efficiency vs. Output Current

Figure 6. Efficiency vs. Output Current

Figure 7. 3.3V Load Regulation
Typical Performance Characteristics (Continued)

Figure 8. 1.2V Load Regulation

Figure 9. 1.0V Load Regulation

Figure 10. 3.3V Line Regulation

Figure 11. 1.2V Line Regulation
Typical Performance Characteristics (Continued)

Figure 12. 1.0V Line Regulation

Figure 13. EN Threshold vs. Input Voltage

Figure 14. Reference Voltage vs. Output Current

Figure 15. Temperature vs. Output Current
Typical Performance Characteristics (Continued)

Figure 16. $V_{OUT}$ Ripple  
(VIN=5V, VOUT=3.3V, IOUT=500mA)

Figure 17. $V_{OUT}$ Ripple  
(VIN=5V, VOUT=3.3V, IOUT=1000mA)

Figure 18. $V_{OUT}$ Ripple  
(IOUT=2500mA)

Figure 19. Dynamic Mode  
(IOUT=500mA to 2500mA)
Typical Performance Characteristics (Continued)

Figure 20. Dynamic Mode (Rising)

Figure 21. Dynamic Mode (Falling)

Figure 22. EN Pin L to H
(VIN=5V, VOUT=3.3V, IOUT=100mA)

Figure 23. EN Pin L to H
(VIN=5V, VOUT=3.3V, IOUT=1000mA)
Typical Performance Characteristics (Continued)

Figure 24. EN Pin H to L
\( (V_{IN}=5\text{V}, V_{OUT}=3.3\text{V}, I_{OUT}=1\text{A}) \)

Figure 25. Soft Start Function
\( (V_{SW}=5\text{V}, V_{OUT}=3.3\text{V}, I_{OUT}=0\text{A}) \)

Figure 26. Soft Start Function
\( (V_{SW}=5\text{V}, V_{OUT}=3.3\text{V}, I_{OUT}=1\text{A}) \)

Figure 27. OTP Function
\( (V_{IN}=5\text{V}, V_{OUT}=3.3\text{V}, I_{OUT}=0\text{A}) \)
Typical Performance Characteristics (Continued)

Figure 28. OVP Function  
(VIn=5V to 6V)  

Figure 29. Leave OVP Function  
(VOut=6V to 5V)
Application Information

The basic AUR9718B application circuit is shown in Figure 34.

1. Inductor Selection

For most applications, the value of inductor is chosen based on the required ripple current with the range of 1.0µH to 6.8µH.

\[ \Delta I_L = \frac{1}{f \times L} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \]

The largest ripple current occurs at the highest input voltage. Having a small ripple current reduces the ESR loss in the output capacitor and improves the efficiency. The highest efficiency is realized at low operating frequency with small ripple current. However, larger value inductors will be required. A reasonable starting point for ripple current setting is \( \Delta I_L = 40\% I_{MAX} \). For a maximum ripple current stays below a specified value, the inductor should be chosen according to the following equation:

\[ L = \left[ \frac{V_{OUT}}{f \times \Delta I_L \left(\text{MAX}\right)} \right] \left[1 - \frac{V_{OUT}}{V_{IN} \left(\text{MAX}\right)}\right] \]

The DC current rating of the inductor should be at least equal to the maximum output current plus half the highest ripple current to prevent inductor core saturation. For better efficiency, a lower DC-resistance inductor should be selected.

2. Capacitor Selection

The input capacitance, \( C_{IN} \), is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

\[ I_{RMS} = I_{MAX} \times \left[\frac{V_{OUT} \left(V_{IN} - V_{OUT}\right)}{V_{IN}}\right]^{\frac{1}{2}} \]

It indicates a maximum value at \( V_{IN}=2V_{OUT} \), where \( I_{RMS}=I_{OUT}/2 \). This simple worse-case condition is commonly used for design because even significant deviations do not much relieve. The selection of \( C_{OUT} \) is determined by the Effective Series Resistance (ESR) that is required to minimize output voltage ripple and load step transients, as well as the amount of bulk capacitor that is necessary to ensure that the control loop is stable. The output ripple, \( \Delta V_{OUT} \), is determined by:

\[ \Delta V_{OUT} \leq \Delta I_L \left[ESR + \frac{1}{8 \times f \times C_{OUT}}\right] \]

The output ripple is the highest at the maximum input voltage since \( \Delta I_L \) increases with input voltage.

3. Load Transient

A switching regulator typically takes several cycles to respond to the load current step. When a load step occurs, \( V_{OUT} \) immediately shifts by an amount equal to \( \Delta I_{LOAD} \times \text{ESR} \), where ESR is the effective series resistance of output capacitor. \( \Delta I_{LOAD} \) also begins to charge or discharge \( C_{OUT} \) generating a feedback error signal used by the regulator to return \( V_{OUT} \) to its steady-state value. During the recovery time, \( V_{OUT} \) can be monitored for overshoot or ringing that would indicate a stability problem.

4. Output Voltage Setting

The output voltage of AUR9718B can be adjusted by a resistive divider according to the following formula:

\[ V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right) = 0.8V \times \left(1 + \frac{R_1}{R_2}\right) \]

The resistive divider senses the fraction of the output voltage as shown in Figure 30.
Application Information (Continued)

5. Short Circuit Protection
When AUR9718B output node is shorted to GND, as V_{FB} drops under 0.4V, the chip will enter soft-start to protect itself; when short circuit is removed, and V_{FB} rises over 0.4V, the chip will enter normal operation again. If AUR9718B reaches OCP threshold while short circuit, it will enter soft-start cycle and last until the current drops under OCP threshold.

6. Efficiency Considerations
The efficiency of switching regulator is equal to the output power divided by the input power times 100%. It is usually useful to analyze the individual losses to determine what is limiting efficiency and which change could produce the largest improvement. Efficiency can be expressed as:

Efficiency = 100% - L1 - L2 - ....

Where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the regulator produce losses, two major sources usually account for most of the power losses: V_{IN} quiescent current and I^2R losses. The V_{IN} quiescent current loss dominates the efficiency loss at very light load currents and the I^2R loss dominates the efficiency loss at medium to heavy load currents.

6.1 The V_{IN} quiescent current loss comprises two parts: the DC bias current as given in the electrical characteristics and the internal MOSFET switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each cycle the gate is switched from high to low, then to high again, and the packet of charge, dQ moves from V_{IN} to ground. The resulting dQ/dt is the current out of V_{IN} that is typically larger than the internal DC bias current. In continuous mode,

\[ I_{GATE} = f \times (Q_P + Q_N) \]

Where Q_P and Q_N are the gate charge of power PMOSFET and NMOSFET switches. Both the DC bias current and gate charge losses are proportional to the V_{IN} and this effect will be more serious at higher input voltages.

6.2 I^2R losses are calculated from internal switch resistance, R_{SW} and external inductor resistance R_{L}. In continuous mode, the average output current flowing through the inductor is chopped between power PMOSFET switch and NMOSFET switch. Then, the series resistance looking into the SW pin is a function of both PMOSFET R_{DS(ON)P} and NMOSFET R_{DS(ON)N} resistance and the duty cycle (D):

\[ R_{SIF} = R_{DS(ON)P} \times D + R_{DS(ON)N} \times (1 - D) \]

Therefore, to obtain the I^2R losses, simply add R_{SW} to R_{I} and multiply the result by the square of the average output current.

Other losses including C_{IN} and C_{OUT} ESR dissipative losses and inductor core losses generally account for less than 2% of total additional loss.

7. Thermal Characteristics
In most applications, the part does not dissipate much heat due to its high efficiency. However, in some conditions when the part is operating in high ambient temperature with high R_{DS(ON)} resistance and high duty cycles, such as in LDO mode, the heat dissipated may exceed the maximum junction temperature. To avoid the part from exceeding maximum junction temperature, the user should do some thermal analysis. The maximum power dissipation depends on the layout of PCB, the thermal resistance of IC package, the rate of surrounding airflow and the temperature difference between junction and ambient.

8. Input Over Voltage Protection
When the input voltage of AUR9718B exceeds V_{OVP}, the IC would enter the mode of Input Over Voltage Protection. It will be shutdown and there will be no output voltage. As the input voltage goes down below 5.5V, the IC would leave input OVP mode and the output voltage will be recovered.

9. PC Board Layout Considerations
When laying out the printed circuit board, the following checklist should be used to optimize the
Application Information (Continued)

performance of AUR9718B.

1. The power traces, including the GND trace, the SW trace and the VIN trace should be kept direct, short and wide.

2. Put the input capacitor as close as possible to the VIN_SW, VIN_A and GND pins.

3. The FB pin should be connected directly to the feedback resistor divider.

4. Keep the switching node SW away from the sensitive FB pin and the node should be kept small area.

The following is an example of 2-layer PCB layout as shown in Figure 32 and Figure 33 for reference.
Typical Application

\[ V_{IN} = 2.7 \text{ to } 5.5V \]

\[ V_{OUT} = V_{FB} \times (1 + \frac{R_1}{R_2}) \]

Figure 34. Typical Application Circuit of AUR9718B (Note 2)

Table 1. Component Guide

<table>
<thead>
<tr>
<th>( V_{OUT} ) (V)</th>
<th>( R_1 ) (k( \Omega ))</th>
<th>( R_2 ) (k( \Omega ))</th>
<th>( L ) (( \mu )H)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3</td>
<td>31.25</td>
<td>10</td>
<td>3.3</td>
</tr>
<tr>
<td>2.5</td>
<td>21.5</td>
<td>10</td>
<td>3.3</td>
</tr>
<tr>
<td>1.8</td>
<td>12.5</td>
<td>10</td>
<td>3.3</td>
</tr>
<tr>
<td>1.2</td>
<td>5</td>
<td>10</td>
<td>3.3</td>
</tr>
<tr>
<td>1.0</td>
<td>3</td>
<td>10</td>
<td>3.3</td>
</tr>
</tbody>
</table>
1.5MHz, 2.5A, Step-down DC-DC Converter

Mechanical Dimensions

DFN-3×3-6

Unit: mm (inch)
IMPORTANT NOTICE

BCD Semiconductor Manufacturing Limited reserves the right to make changes without further notice to any products or specifications herein. BCD Semiconductor Manufacturing Limited does not assume any responsibility for use of any its products for any particular purpose, nor does BCD Semiconductor Manufacturing Limited assume any liability arising out of the application or use of any its products or circuits. BCD Semiconductor Manufacturing Limited does not convey any license under its patent rights or other rights nor the rights of others.

http://www.bcdsemi.com