**Description**

The AP63300Q/AP63301Q is an automotive-compliant, 3A, synchronous buck converter with a wide input voltage range of 3.8V to 32V. The device fully integrates a 75mΩ high-side power MOSFET and a 40mΩ low-side power MOSFET to provide high-efficiency step-down DC-DC conversion.

The AP63300Q/AP63301Q device is easily used by minimizing the external component count due to its adoption of peak current mode control along with its integrated loop compensation network.

The AP63300Q/AP63301Q design is optimized for Electromagnetic Interference (EMI) reduction. The device has a proprietary gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off times, which reduces high-frequency radiated EMI noise caused by MOSFET switching. The AP63300Q also features Frequency Spread Spectrum (FSS) with a switching frequency jitter of ±6%, which reduces EMI by not allowing emitted energy to stay in any one frequency for a significant period of time.

The device is available in a TSOT26 package.

**Features**

- AEC-Q100 Qualified for Automotive Applications
  - Device Temperature Grade 1: -40°C to +125°C T_A Range
- VIN: 3.8V to 32V
- Output Voltage (VOUT): 0.8V to VIN
- 3A Continuous Output Current
- 0.8V ± 1% Reference Voltage
- 22μA Low Quiescent Current (Pulse Frequency Modulation)
- 500kHz Switching Frequency
- Supports Pulse Frequency Modulation (PFM)
  - AP63300Q
  - Up to 88% Efficiency at 5mA Light Load
- Pulse Width Modulation (PWM) Regardless of Output Load
  - AP63301Q
- Proprietary Gate Driver Design for Best EMI Reduction
- Frequency Spread Spectrum (FSS) to Reduce EMI
  - AP63300Q
- Low-Dropout (LDO) Mode
- Precision Enable Threshold to Adjust UVLO
- Protection Circuitry
  - Undervoltage Lockout (UVLO)
  - Output Overvoltage Protection (OVP)
  - Cycle-by-Cycle Peak Current Limit
  - Thermal Shutdown
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- **Halogen and Antimony Free. “Green” Device (Note 3)**
- The AP63300Q and AP63301Q are suitable for automotive applications requiring specific change control; these parts are AEC-Q100 qualified, PPAP capable, and manufactured in IATF 16949 certified facilities.

https://www.diodes.com/quality/product-definitions/

**Pin Assignments**

(Top View)

- FB 1
- EN 2
- VIN 3
- GND 4
- SW 5
- BST 6
- TSOT26

**Applications**

- Automotive Power Systems
- Automotive Infotainment
- Automotive Instrument Clusters
- Automotive Body Electronics and Lighting
- Automotive Telematics
- Advanced Driver Assistance Systems

**Notes:**

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, “Green” and Lead-free.
3. Halogen- and Antimony-free “Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
Typical Application Circuit

Figure 1. Typical Application Circuit

Figure 2. Efficiency vs. Output Current, AP63300Q

Figure 3. Efficiency vs. Output Current, AP63301Q
**Pin Descriptions**

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Number</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>FB</td>
<td>1</td>
<td>Feedback sensing terminal for the output voltage. Connect this pin to the resistive divider of the output. See Setting the Output Voltage section for more details.</td>
</tr>
<tr>
<td>EN</td>
<td>2</td>
<td>Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator and low to turn it off. Connect to VIN or leave floating for automatic startup. The EN has a precision threshold of 1.18V for adjusting the UVLO. See Enable section for more details.</td>
</tr>
<tr>
<td>VIN</td>
<td>3</td>
<td>Power Input. VIN supplies the power to the IC as well as the step-down converter’s power MOSFETs. Drive VIN with a 3.6V to 32V power source. Bypass VIN to GND with a suitably large capacitor to eliminate noise due to the switching of the IC. See Input Capacitor section for more details.</td>
</tr>
<tr>
<td>GND</td>
<td>4</td>
<td>Power Ground.</td>
</tr>
<tr>
<td>SW</td>
<td>5</td>
<td>Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.</td>
</tr>
<tr>
<td>BST</td>
<td>6</td>
<td>High-Side Gate Drive Boost Input. BST supplies the drive for the high-side N-channel power MOSFET. A 100nF capacitor is recommended from BST to SW to power the high-side driver.</td>
</tr>
</tbody>
</table>

**Functional Block Diagram**

![Functional Block Diagram](image)

Figure 4. Functional Block Diagram
## Absolute Maximum Ratings (Note 4) (@ TA = +25°C, unless otherwise specified.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Rating</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>Supply Pin Voltage</td>
<td>-0.3 to +35.0 (DC)</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.3 to +40.0 (400ms)</td>
<td></td>
</tr>
<tr>
<td>VFB</td>
<td>Feedback Pin Voltage</td>
<td>-0.3 to +6.0</td>
<td>V</td>
</tr>
<tr>
<td>VEN</td>
<td>Enable/UVLO Pin Voltage</td>
<td>-0.3 to +35.0</td>
<td>V</td>
</tr>
<tr>
<td>VSW</td>
<td>Switch Pin Voltage</td>
<td>-0.3 to VIN + 0.3 (DC)</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-2.5 to VIN + 2.0 (20ns)</td>
<td></td>
</tr>
<tr>
<td>VBST</td>
<td>Bootstrap Pin Voltage</td>
<td>VSW - 0.3 to VSW + 6.0</td>
<td>V</td>
</tr>
<tr>
<td>TSTG</td>
<td>Storage Temperature</td>
<td>-65 to +150</td>
<td>°C</td>
</tr>
<tr>
<td>TJ</td>
<td>Junction Temperature</td>
<td>+160</td>
<td>°C</td>
</tr>
<tr>
<td>TL</td>
<td>Lead Temperature</td>
<td>+260</td>
<td>°C</td>
</tr>
</tbody>
</table>

**ESD Susceptibility (Note 5)**

| HBM | Human Body Model | ±3000 | V |
| CDM | Charged Device Model | ±2000 | V |

Notes:
- 4. Stresses greater than the Absolute Maximum Ratings specified above can cause permanent damage to the device. These are stress ratings only: functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability can be affected by exposure to absolute maximum rating conditions for extended periods of time.
- 5. Semiconductor devices are ESD sensitive and can be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

## Thermal Resistance (Note 6)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Rating</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>θJA</td>
<td>Junction to Ambient</td>
<td>TSOT26</td>
<td>89</td>
</tr>
<tr>
<td>θJC</td>
<td>Junction to Case</td>
<td>TSOT26</td>
<td>39</td>
</tr>
</tbody>
</table>

Note: 6. Test condition for TSOT26: Device mounted on FR-4 substrate, single-layer PC board, 2oz copper, with minimum recommended pad layout.

## Recommended Operating Conditions (Note 7) (@ TA = +25°C, unless otherwise specified.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>Supply Voltage</td>
<td>3.8</td>
<td>32</td>
<td>V</td>
</tr>
<tr>
<td>VOUT</td>
<td>Output Voltage</td>
<td>0.8</td>
<td>VIN</td>
<td>V</td>
</tr>
<tr>
<td>TA</td>
<td>Operating Ambient Temperature</td>
<td>-40</td>
<td>+125</td>
<td>°C</td>
</tr>
<tr>
<td>TJ</td>
<td>Operating Junction Temperature</td>
<td>-40</td>
<td>+150</td>
<td>°C</td>
</tr>
</tbody>
</table>

Note: 7. The device function is not guaranteed outside of the recommended operating conditions.
## Electrical Characteristics

(@ \( T_J = +25°C \), \( V_IN = 12V \), unless otherwise specified. Min/Max limits apply across the recommended operating junction temperature range, \(-40°C \) to \(+150°C \), and input voltage range, \(3.8V \) to \(32V \), unless otherwise specified.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>I_SHDN</td>
<td>Shutdown Supply Current</td>
<td>( V_{EN} = 0V )</td>
<td>—</td>
<td>1</td>
<td>—</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>I_Q</td>
<td>Quiescent Supply Current</td>
<td>AP63300Q: ( V_{EN} ) = Floating, ( V_{FB} = 1.0V )</td>
<td>—</td>
<td>22</td>
<td>—</td>
<td>( \mu A )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>AP63301Q: ( V_{EN} ) = Floating, ( V_{FB} = 1.0V )</td>
<td>—</td>
<td>280</td>
<td>—</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>POR</td>
<td>VIN Power-on Reset Rising Threshold</td>
<td>—</td>
<td>—</td>
<td>3.5</td>
<td>3.7</td>
<td>V</td>
</tr>
<tr>
<td>UVLO</td>
<td>VIN Undervoltage Lockout Falling Threshold</td>
<td>—</td>
<td>—</td>
<td>3.06</td>
<td>—</td>
<td>V</td>
</tr>
<tr>
<td>R_DS(ON)1</td>
<td>High-Side Power MOSFET On-Resistance (Note 8)</td>
<td>—</td>
<td>—</td>
<td>75</td>
<td>—</td>
<td>m( \Omega )</td>
</tr>
<tr>
<td>R_DS(ON)2</td>
<td>Low-Side Power MOSFET On-Resistance (Note 8)</td>
<td>—</td>
<td>—</td>
<td>40</td>
<td>—</td>
<td>m( \Omega )</td>
</tr>
<tr>
<td>I_PEAK_LIMIT</td>
<td>HS Peak Current Limit (Note 8)</td>
<td>From Drain to Source</td>
<td>3.8</td>
<td>4.5</td>
<td>5.2</td>
<td>A</td>
</tr>
<tr>
<td>I_VALLEY_LIMIT</td>
<td>LS Valley Current Limit (Note 8)</td>
<td>From Source to Drain</td>
<td>—</td>
<td>4.0</td>
<td>—</td>
<td>A</td>
</tr>
<tr>
<td>fSW</td>
<td>Oscillator Frequency</td>
<td>CCM</td>
<td>450</td>
<td>500</td>
<td>550</td>
<td>kHz</td>
</tr>
<tr>
<td>I_ON_MIN</td>
<td>Minimum On-Time</td>
<td>—</td>
<td>—</td>
<td>80</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>V_FB</td>
<td>Feedback Voltage</td>
<td>CCM</td>
<td>0.792</td>
<td>0.800</td>
<td>0.808</td>
<td>V</td>
</tr>
<tr>
<td>V_EN_H</td>
<td>EN Logic High Threshold</td>
<td>—</td>
<td>—</td>
<td>1.18</td>
<td>1.25</td>
<td>V</td>
</tr>
<tr>
<td>V_EN_L</td>
<td>EN Logic Low Threshold</td>
<td>—</td>
<td>1.03</td>
<td>1.09</td>
<td>—</td>
<td>V</td>
</tr>
<tr>
<td>I_EN</td>
<td>EN Input Current</td>
<td>( V_{EN} = 1.5V )</td>
<td>—</td>
<td>5.5</td>
<td>—</td>
<td>( \mu A )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( V_{EN} = 1V )</td>
<td>1.0</td>
<td>1.5</td>
<td>2.0</td>
<td>( \mu A )</td>
</tr>
<tr>
<td>t_SS</td>
<td>Soft-Start Time</td>
<td>—</td>
<td>—</td>
<td>4</td>
<td>—</td>
<td>ms</td>
</tr>
<tr>
<td>T_SD</td>
<td>Thermal Shutdown (Note 8)</td>
<td>—</td>
<td>—</td>
<td>+160</td>
<td>—</td>
<td>°C</td>
</tr>
<tr>
<td>T_Hys</td>
<td>Thermal Shutdown Hysteresis (Note 8)</td>
<td>—</td>
<td>—</td>
<td>+25</td>
<td>—</td>
<td>°C</td>
</tr>
</tbody>
</table>

**Note:** 8. Compliance to the datasheet limits is assured by one or more methods: production test, characterization, and/or design.
Typical Performance Characteristics (AP63300Q/AP63301Q @ $T_A = +25^\circ C$, $VIN = 12V$, $VOUT = 5V$, BOM = Table 1, unless otherwise specified.)

![Graph of $R_{DS(ON)}$ vs. Temperature](image1)

![Graph of $V_{FB}$ vs. Temperature](image2)

![Graph of $I_{SHDN}$ vs. Temperature](image3)

![Graph of $VIN$ vs. Temperature](image4)

Figure 5. Power MOSFET $R_{DS(ON)}$ vs. Temperature

Figure 6. Feedback Voltage vs. Temperature, $IOUT = 1A$

Figure 7. $I_{SHDN}$ vs. Temperature

Figure 8. $VIN$ Power-On Reset and UVLO vs. Temperature
Typical Performance Characteristics (AP63300Q/AP63301Q @ $T_A = +25^\circ C$, $V_{IN} = 12V$, $V_{OUT} = 5V$, BOM = Table 1, unless otherwise specified.) (continued)

Figure 9. Startup using EN, $I_{OUT} = 3A$

Figure 10. Shutdown using EN, $I_{OUT} = 3A$

Figure 11. Output Short Protection, $I_{OUT} = 3A$

Figure 12. Output Short Recovery, $I_{OUT} = 3A$
Typical Performance Characteristics (AP63300Q @ $T_A = +25^\circ C$, $V_{IN} = 12V$, $V_{OUT} = 5V$, BOM = Table 1, unless otherwise specified.)

Figure 13. Efficiency vs. Output Current, $V_{IN} = 12V$

Figure 14. Efficiency vs. Output Current, $V_{IN} = 24V$

Figure 15. Line Regulation

Figure 16. Load Regulation

Figure 17. $I_Q$ vs. Temperature

Figure 18. $f_{sw}$ vs. Load
Typical Performance Characteristics (AP63300Q @ $T_A = +25^\circ C$, $V_{IN} = 12V$, $V_{OUT} = 5V$, BOM = Table 1, unless otherwise specified.) (continued)
Figure 23. Load Transient, \(I_{OUT} = 50\text{mA} \text{ to } 500\text{mA} \text{ to } 50\text{mA}\)

Figure 24. Load Transient, \(I_{OUT} = 2\text{A} \text{ to } 3\text{A} \text{ to } 2\text{A}\)

Figure 25. Load Transient, \(I_{OUT} = 50\text{mA} \text{ to } 3\text{A} \text{ to } 50\text{mA}\)
Typical Performance Characteristics (AP63301Q @ $T_A = +25^\circ C$, $VIN = 12V$, $VOUT = 5V$, BOM = Table 1, unless otherwise specified.)

**Figure 26. Efficiency vs. Output Current, VIN = 12V**

- VOUT = 5V, L = 6.8$\mu$H
- VOUT = 3.3V, L = 4.7$\mu$H

**Figure 27. Efficiency vs. Output Current, VIN = 24V**

- VOUT = 5V, L = 6.8$\mu$H
- VOUT = 3.3V, L = 4.7$\mu$H

**Figure 28. Line Regulation**

- IOUT = 0A
- IOUT = 1A
- IOUT = 2A
- IOUT = 3A

**Figure 29. Load Regulation**

- VIN = 12V
- VIN = 24V

**Figure 30. $I_Q$ vs. Temperature**

- $I_Q (\mu A)$ vs. Temperature ($^\circ C$)

**Figure 31. $f_{sw}$ vs. Temperature, IOUT = 0A**

- $f_{sw}$ (kHz) vs. Temperature ($^\circ C$)
Typical Performance Characteristics (AP63301Q @ $T_A = +25^\circ C$, $VIN = 12V$, $VOUT = 5V$, BOM = Table 1, unless otherwise specified.) (continued)

Figure 32. $f_{sw}$ vs. Load

Figure 33. Output Voltage Ripple, $VOUT = 5V$, $IOUT = 50mA$

Figure 34. Output Voltage Ripple, $VOUT = 5V$, $IOUT = 3A$

Figure 35. Output Voltage Ripple, $VOUT = 3.3V$, $IOUT = 50mA$

Figure 36. Output Voltage Ripple, $VOUT = 3.3V$, $IOUT = 3A$
Typical Performance Characteristics (AP63301Q @ $T_A = +25^\circ C$, $V_{IN} = 12V$, $V_{OUT} = 5V$, BOM = Table 1, unless otherwise specified.) (continued)

- **Figure 37.** Load Transient, $I_{OUT} = 50mA$ to $500mA$ to $50mA$
  - $V_{OUT\text{AC}}$ (100mV/div)
  - $I_{OUT}$ (500mA/div)
  - 100μs/div

- **Figure 38.** Load Transient, $I_{OUT} = 2A$ to $3A$ to $2A$
  - $V_{OUT\text{AC}}$ (200mV/div)
  - $I_{OUT}$ (1A/div)
  - 100μs/div

- **Figure 39.** Load Transient, $I_{OUT} = 50mA$ to $3A$ to $50mA$
  - $V_{OUT\text{AC}}$ (500mV/div)
  - $I_{OUT}$ (2A/div)
  - 100μs/div
Application Information

1  Pulse Width Modulation (PWM) Operation

The AP63300Q/AP63301Q device is an automotive-compliant, 3.8V-to-32V input, 3A output, EMI friendly, fully integrated synchronous buck converter. Refer to the block diagram in Figure 4. The device employs fixed-frequency peak current mode control. The internal 500kHz clock’s rising edge initiates turning on the integrated high-side power MOSFET, Q1, for each cycle. When Q1 is on, the inductor current rises linearly and the device charges the output capacitor. The current across Q1 is sensed and converted to a voltage with a ratio of RT via the CSA block. The CSA output is combined with an internal slope compensation, SE, resulting in VSUM. When VSUM rises higher than the COMP node, the device turns off Q1 and turns on the low-side power MOSFET, Q2. The inductor current decreases when Q2 is on. On the rising edge of next clock cycle, Q2 turns off and Q1 turns on. This sequence repeats every clock cycle.

The error amplifier generates the COMP voltage by comparing the voltage on the FB pin with an internal 0.8V reference. An increase in load current causes the feedback voltage to drop. The error amplifier thus raises the COMP voltage until the average inductor current matches the increased load current. This feedback loop regulates the output voltage. The internal slope compensation circuitry prevents subharmonic oscillation when the duty cycle is greater than 50% for peak current mode control.

The peak current mode control, integrated loop compensation network, and built-in 4ms soft-start time simplifies the AP63300Q/AP63301Q footprint as well as minimizes the external component count.

In order to provide a small output ripple during light load conditions, the AP63301Q operates in PWM regardless of output load.

2  Pulse Frequency Modulation (PFM) Operation

In heavy load conditions, the AP63300Q operates in forced PWM mode. As the load current decreases, the internal COMP node voltage also decreases. At a certain limit, if the load current is low enough, the COMP node voltage is clamped and is prevented from decreasing any further. The voltage at which COMP is clamped corresponds to the 930mA PFM peak inductor current limit. As the load current approaches zero, the AP63300Q enters PFM mode to increase the converter power efficiency at light load conditions. When the inductor current decreases to 60mA, zero cross detection circuitry on the low-side power MOSFET, Q2, forces it off. The buck converter does not sink current from the output when the output load is light and while the device is in PFM. Because the AP63300Q works in PFM during light load conditions, it can achieve power efficiency of up to 88% at a 5mA load condition.

The quiescent current of AP63300Q is 22μA typical under a no-load, non-switching condition.

3  Enable

When disabled, the device shutdown supply current is only 1μA. When applying a voltage greater than the EN logic high threshold (typical 1.18V, rising), the AP63300Q/AP63301Q enables all functions and the device initiates the soft-start phase. The EN pin is a high-voltage pin and can be directly connected to VIN to automatically start up the device as VIN increases. An internal 1.5μA pull-up current source connected from the internal LDO-regulated VCC to the EN pin guarantees that if EN is left floating, the device still automatically enables once the voltage reaches the EN logic high threshold. The AP63300Q/AP63301Q has a built-in 4ms soft-start time to prevent output voltage overshoot and inrush current. When the EN voltage falls below its logic low threshold (typical 1.09V, falling), the internal SS voltage discharges to ground and device operation disables.

The EN pin can also be used to adjust the undervoltage lockout thresholds. See Undervoltage Lockout (UVLO) section for more details.

Alternatively, a small ceramic capacitor can be added from EN to GND. When EN is not driven externally, this capacitor increases the time needed for the EN pin voltage to reach its logic high threshold, which delays the startup of the output voltage. This is useful when sequencing multiple power rails to minimize input inrush current. When the EN pin voltage starts from 0V, the amount of capacitance for a given delay time is approximated by:

\[ C_d [\text{nF}] \approx 1.27 \cdot t_d [\text{ms}] \]  

Eq. 1

Where:

- \( C_d \) is the time delay capacitance in nF
- \( t_d \) is the delay time in ms
Electromagnetic Interference (EMI) Reduction with Ringing-Free Switching Node and Frequency Spread Spectrum (FSS)

In some applications, the system must meet EMI standards. In relation to high frequency radiation EMI noise, the switching node’s (SW’s) ringing amplitude is especially critical. To dampen high frequency radiated EMI noise, the AP63300Q/AP63301Q device implements a proprietary, multi-level gate driver scheme that achieves a ringing-free switching node without sacrificing the switching node’s rise and fall slew rates as well as the converter’s power efficiency.

To further improve EMI reduction, the AP63300Q device also implements FSS with a switching frequency jitter of ±6%. FSS reduces conducted and radiated interference at a particular frequency by spreading the switching noise over a wider frequency band and by not allowing emitted energy to stay in any one frequency for a significant period of time.

Adjusting Undervoltage Lockout (UVLO)

Undervoltage lockout is implemented to prevent the IC from insufficient input voltages. The AP63300Q/AP63301Q device has a UVLO comparator that monitors the input voltage and the internal bandgap reference. The AP63300Q/AP63301Q disables if the input voltage falls below 3.06V. In this UVLO event, both the high-side and low-side power MOSFETs turn off.

Some applications may desire higher VIN UVLO threshold voltages than is provided by the default setup. A 4μA hysteresis pull-up current source on the EN pin along with an external resistive divider (R3 and R4) configures the VIN UVLO threshold voltages as shown in Figure 40.

\[
R3 = \frac{0.924 \cdot V_{ON} - V_{OFF}}{4.114 \mu A}
\]

Eq. 2

\[
R4 = \frac{1.09 \cdot R3}{V_{OFF} - 1.09V + 5.5 \mu A \cdot R3}
\]

Eq. 3

Where:
- \( V_{ON} \) is the rising edge VIN voltage to enable the regulator and is greater than 3.7V
- \( V_{OFF} \) is the falling edge VIN voltage to disable the regulator and is greater than 3.26V

Output Overvoltage Protection (OVP)

The AP63300Q/AP63301Q implements output OVP circuitry to minimize output voltage overshoots during decreasing load transients. The high-side power MOSFET turns off, and the low-side power MOSFET turns on, when the feedback voltage exceeds 110% of the 0.8V internal reference voltage in order to prevent the output voltage from continuing to increase.
7    Overcurrent Protection (OCP)

The AP63300Q/AP63301Q has cycle-by-cycle peak current limit protection by sensing the current through the internal high-side power MOSFET, Q1. While Q1 is on, the internal sensing circuitry monitors its conduction current. Once the current through Q1 exceeds the peak current limit, Q1 immediately turns off. If Q1 consistently hits the peak current limit for 512 cycles, the buck converter enters hiccup mode and shuts down. After 8192 cycles of down time, the buck converter restarts powering up. Hiccup mode reduces the power dissipation in the overcurrent condition.

8    Thermal Shutdown (TSD)

If the junction temperature of the device reaches the thermal shutdown limit of +160°C, the AP63300Q/AP63301Q shuts down both its high-side and low-side power MOSFETs. When the junction temperature reduces to the required level (+135°C typical), the device initiates a normal power-up cycle with soft-start.

9    Power Derating Characteristics

To prevent the regulator from exceeding the maximum recommended operating junction temperature, some thermal analysis is required. The regulator’s temperature rise is given by:

\[ T_{\text{RISE}} = PD \cdot (\theta_{JA}) \]  
\[ \text{Eq. 4} \]

Where:
- PD is the power dissipated by the regulator
- \( \theta_{JA} \) is the thermal resistance from the junction of the die to the ambient temperature

The junction temperature, \( T_J \), is given by:

\[ T_J = T_A + T_{\text{RISE}} \]  
\[ \text{Eq. 5} \]

Where:
- \( T_A \) is the ambient temperature of the environment

For the TSOT26 package, the \( \theta_{JA} \) is 89°C/W. The actual junction temperature should not exceed the maximum recommended operating junction temperature of +150°C when considering the thermal design. Figure 41 shows a typical derating curve versus ambient temperature.

![Figure 41. Output Current Derating Curve vs. Ambient Temperature, VIN = 12V](image-url)
10 Setting the Output Voltage

The AP63300Q/AP63301Q has adjustable output voltages starting from 0.8V using an external resistive divider. An optional external capacitor, C4 in Figure 1, of 10pF to 220pF improves the transient response. The resistor values of the feedback network are selected based on a design trade-off between efficiency and output voltage accuracy. There is less current consumption in the feedback network for high resistor values, which improves efficiency at light loads. However, values too high cause the device to be more susceptible to noise affecting its output voltage accuracy.

\[
R_1 = R_2 \cdot \left( \frac{V_{OUT}}{0.8V} - 1 \right)
\]

Eq. 6

Table 1 shows a list of recommended component selections for common AP63300Q/AP63301Q output voltages referencing Figure 1.

<table>
<thead>
<tr>
<th>Output Voltage (V)</th>
<th>R1 (kΩ)</th>
<th>R2 (kΩ)</th>
<th>L (µH)</th>
<th>C1 (µF)</th>
<th>C2 (µF)</th>
<th>C3 (nF)</th>
<th>C4 (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.2</td>
<td>15.0</td>
<td>30.1</td>
<td>2.2</td>
<td>10</td>
<td>3 x 22</td>
<td>100</td>
<td>OPEN</td>
</tr>
<tr>
<td>1.5</td>
<td>26.1</td>
<td>30.1</td>
<td>3.3</td>
<td>10</td>
<td>3 x 22</td>
<td>100</td>
<td>OPEN</td>
</tr>
<tr>
<td>1.8</td>
<td>37.4</td>
<td>30.1</td>
<td>3.3</td>
<td>10</td>
<td>2 x 22</td>
<td>100</td>
<td>OPEN</td>
</tr>
<tr>
<td>2.5</td>
<td>63.4</td>
<td>30.1</td>
<td>4.7</td>
<td>10</td>
<td>2 x 22</td>
<td>100</td>
<td>56</td>
</tr>
<tr>
<td>3.3</td>
<td>93.1</td>
<td>30.1</td>
<td>4.7</td>
<td>10</td>
<td>2 x 22</td>
<td>100</td>
<td>56</td>
</tr>
<tr>
<td>5.0</td>
<td>158.0</td>
<td>30.1</td>
<td>6.8</td>
<td>10</td>
<td>2 x 22</td>
<td>100</td>
<td>47</td>
</tr>
<tr>
<td>12.0</td>
<td>422.0</td>
<td>30.1</td>
<td>10.0</td>
<td>10</td>
<td>2 x 22</td>
<td>100</td>
<td>12</td>
</tr>
</tbody>
</table>

11 Inductor

Calculating the inductor value is a critical factor in designing a buck converter. For most designs, the following equation can be used to calculate the inductor value:

\[
L = \frac{V_{OUT} \cdot (VIN - VOUT)}{VIN \cdot \Delta I_L \cdot f_{sw}}
\]

Eq. 7

Where:
- \( \Delta I_L \) is the inductor current ripple
- \( f_{sw} \) is the buck converter switching frequency

For AP63300Q/AP63301Q, choose \( \Delta I_L \) to be 30% to 40% of the maximum load current of 3A.

The inductor peak current is calculated by:

\[
I_{Lpeak} = I_{load} + \frac{\Delta I_L}{2}
\]

Eq. 8

Peak current determines the required saturation current rating, which influences the size of the inductor. Saturating the inductor decreases the converter efficiency while increasing the temperatures of the inductor and the internal power MOSFETs. Therefore, choosing an inductor with the appropriate saturation current rating is important. For most applications, it is recommended to select an inductor of approximately 2.2µH to 10µH with a DC current rating of at least 35% higher than the maximum load current. For highest efficiency, the inductor's DC resistance should be less than 30mΩ. Use a larger inductance for improved efficiency under light load conditions.
11 Input Capacitor

The input capacitor reduces both the surge current drawn from the input supply as well as the switching noise from the device. The input capacitor must sustain the ripple current produced during the on-time of Q1. It must have a low ESR to minimize power dissipation due to the RMS input current.

The RMS current rating of the input capacitor is a critical parameter and must be higher than the RMS input current. As a rule of thumb, select an input capacitor with an RMS current rating greater than half of the maximum load current.

Due to large di/dt through the input capacitor, electrolytic or ceramic capacitors with low ESR should be used. If using a tantalum capacitor, it must be surge protected or else capacitor failure could occur. Using a ceramic capacitor of 10µF or greater is sufficient for most applications.

12 Output Capacitor

The output capacitor keeps the output voltage ripple small, ensures feedback loop stability, and reduces both the overshoots and undershoots of the output voltage during load transients. During the first few microseconds of an increasing load transient, the converter recognizes the change from steady-state and enters 100% duty cycle to supply more current to the load. However, the inductor limits the change to increasing current depending on its inductance. Therefore, the output capacitor supplies the difference in current to the load during this time. Likewise, during the first few microseconds of a decreasing load transient, the converter recognizes the change from steady-state and sets the on-time to minimum to reduce the current supplied to the load. However, the inductor limits the change in decreasing current as well. Therefore, the output capacitor absorbs the excess current from the inductor during this time.

The effective output capacitance, COUT, requirements can be calculated from the equations below.

The ESR of the output capacitor dominates the output voltage ripple. The amount of ripple can be calculated by:

\[
V_{OUT, Ripple} = \Delta I_L \cdot \left( ESR + \frac{1}{8 \cdot f_{sw} \cdot COUT} \right) \tag{Eq. 9}
\]

Output capacitors with large capacitance and low ESR are the best option. For most applications, a total capacitance of 2 x 22µF to 3 x 22µF using ceramic capacitors is sufficient. To meet the load transient requirements, the calculated COUT should satisfy the following inequality:

\[
COUT > \max \left( \frac{L \cdot \Delta I_{trans}}{\Delta V_{Overshoot} \cdot V_{OUT}} + \frac{L \cdot \Delta I_{trans}}{\Delta V_{Undershoot} \cdot (VIN - VOUT)} \right) \tag{Eq. 10}
\]

Where:
- \( \Delta I_{trans} \) is the load transient
- \( \Delta V_{Overshoot} \) is the maximum output overshoot voltage
- \( \Delta V_{Undershoot} \) is the maximum output undershoot voltage

14 Bootstrap Capacitor and Low-Dropout (LDO) Operation

To ensure proper operation, a ceramic capacitor must be connected between the BST and SW pins to supply the drive voltage for the high-side power MOSFET. A 100nF ceramic capacitor is sufficient. If the bootstrap capacitor voltage falls below 2.3V, the boot undervoltage protection circuit turns Q2 on for 220ns to refresh the bootstrap capacitor and raise its voltage back above 2.85V. The bootstrap capacitor’s voltage is always maintained to ensure enough driving capability for Q1. This operation may arise during long periods of no switching such as in PFM with light load conditions. Another event that requires the refreshing of the bootstrap capacitor is when the input voltage drops close to the output voltage. Under this condition, the regulator enters low-dropout mode by holding Q1 on for multiple clock cycles. To prevent the bootstrap capacitor from discharging, Q2 is forced to refresh. The effective duty cycle is approximately 100% so that it acts as an LDO to maintain the output voltage regulation.
Layout

PCB Layout
1. The AP63300Q/AP63301Q works at 3A load current so heat dissipation is a major concern in the layout of the PCB. 2oz copper for both the top and bottom layers is recommended.
2. Place the input capacitors as closely across VIN and GND as possible.
3. Place the inductor as close to SW as possible.
4. Place the output capacitors as close to GND as possible.
5. Place the feedback components as close to FB as possible.
6. If using four or more layers, use at least the 2nd and 3rd layers as GND to maximize thermal performance.
7. Add as many vias as possible around both the GND pin and under the GND plane for heat dissipation to all the GND layers.
8. Add as many vias as possible around both the VIN pin and under the VIN plane for heat dissipation to all the VIN layers.
9. See Figure 42 for more details.

Figure 42. Recommended PCB Layout
Ordering Information

AP6330XQ X - X

<table>
<thead>
<tr>
<th>Product Version</th>
<th>Package</th>
<th>Packing</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 : AP63300Q</td>
<td>WU : TSOT26</td>
<td>7 : Tape &amp; Reel</td>
</tr>
<tr>
<td>1 : AP63301Q</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Operation Mode</th>
<th>FSS Feature</th>
<th>Package Code</th>
<th>Tape and Reel</th>
</tr>
</thead>
<tbody>
<tr>
<td>AP63300QWU-7</td>
<td>PFM/PWM</td>
<td>Yes</td>
<td>WU</td>
<td>3,000 -7</td>
</tr>
<tr>
<td>AP63301QWU-7</td>
<td>PWM Only</td>
<td>No</td>
<td>WU</td>
<td>3,000 -7</td>
</tr>
</tbody>
</table>

Marking Information

TSOT26

( Top View )

XXX : Identification Code
Y : Year 0~9
W : Week : A~Z : 1~26 week;
     a~z : 27~52 week; z represents
     52 and 53 week
X : Internal Code

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package</th>
<th>Identification Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>AP63300QWU-7</td>
<td>TSOT26</td>
<td>T6Q</td>
</tr>
<tr>
<td>AP63301QWU-7</td>
<td>TSOT26</td>
<td>T7Q</td>
</tr>
</tbody>
</table>
Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

<table>
<thead>
<tr>
<th>Dim</th>
<th>Min</th>
<th>Max</th>
<th>Typ</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A1</td>
<td>0.010</td>
<td>0.100</td>
<td></td>
</tr>
<tr>
<td>A2</td>
<td>0.840</td>
<td>0.900</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>2.800</td>
<td>3.000</td>
<td>2.900</td>
</tr>
<tr>
<td>E</td>
<td></td>
<td>2.800 BSC</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td>1.500</td>
<td>1.700</td>
<td>1.600</td>
</tr>
<tr>
<td>b</td>
<td>0.300</td>
<td>0.450</td>
<td></td>
</tr>
<tr>
<td>c</td>
<td>0.120</td>
<td>0.200</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>0.950 BSC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>e1</td>
<td>1.900 BSC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>0.30</td>
<td>0.50</td>
<td></td>
</tr>
<tr>
<td>L2</td>
<td>0.250 BSC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>θ</td>
<td>0°</td>
<td>8°</td>
<td>4°</td>
</tr>
<tr>
<td>θ1</td>
<td>4°</td>
<td>12°</td>
<td></td>
</tr>
</tbody>
</table>

All Dimensions in mm

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

Mechanical Data

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish – Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208
- Weight: 0.013 grams (Approximate)
IMPORTANT NOTICE

1. DIODES INCORPORATED AND ITS SUBSIDIARIES (“DIODES”) MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes’ websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes’ website) under this document.

5. Diodes products are provided subject to Diodes’ Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws or regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion thereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com