



AP62500

4.5V TO 18V INPUT, 5A SYNCHRONOUS BUCK CONVERTER

Description

The DIODESTM AP62500 is a 5A, synchronous buck converter with a wide input voltage range of 4.5V to 18V. The device fully integrates a $47m\Omega$ high-side power MOSFET and an $18m\Omega$ low-side power MOSFET to provide high-efficiency step-down DC-DC conversion.

The AP62500 device is easily used by minimizing the external component count due to its adoption of Constant On-Time (COT) control to achieve fast transient response, easy loop stabilization, and low output voltage ripple.


The AP62500 design is optimized for Electromagnetic Interference (EMI) reduction. The device has a proprietary gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off times, which reduces high-frequency radiated EMI noise caused by MOSFET switching.

The device is available in a V-QFN2030-12 (Type A) package.

Features

- VIN: 4.5V to 18V
- Output Voltage (VOUT): 0.6V to 7V
- 5A Continuous Output Current
- 0.6V ± 1% Reference Voltage
- 195µA Quiescent Current
- Selectable Switching Frequency
 - 400kHz
 - 800kHz
 - 1.2MHz
- Selectable Operation Modes
 - Pulse Frequency Modulation (PFM)
 - Ultrasonic Mode (USM)
 - Pulse Width Modulation (PWM)
- Programmable Soft-Start Time
- Proprietary Gate Driver Design for Best EMI Reduction
- Power-Good Indicator with 5MΩ Internal Pull-Up Resistor
- Precision Enable Threshold to Adjust UVLO
- Protection Circuitry
 - Undervoltage Lockout (UVLO)
 - Cycle-by-Cycle Valley Current Limit
 - Thermal Shutdown
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/

Pin Assignments



Applications

- 5V and 12V Distributed Power Bus Supplies
- · Television Sets and Monitors
- White Goods and Small Home Appliances
- FPGA, DSP, and ASIC Supplies
- Home Audio
- Network Systems
- Gaming Consoles
- Consumer Electronics
- General Purpose Point of Load

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



Typical Application Circuit




Figure 1. Typical Application Circuit




Figure 2. Efficiency vs. Output Current, VIN = 12V, VOUT = 5V, L = $2.2\mu H$, f_{SW} = 800kHz




Figure 3. Efficiency vs. Output Current, VIN = 12V, VOUT = 3.3V, L = 1.5 μ H, f_{SW} = 800kHz







Pin Descriptions

Pin Name	Pin Number	Function
DONE		Power Ground. PGND must be connected to a single point ground and to as large a PGND plane as possible on the
PGND	1	PCB for proper operation and optimized thermal performance.
		Power Input. VIN supplies the power to the IC as well as the step-down converter power MOSFETs. Drive VIN with a
VIN	2	4.5V to 18V power source. Bypass VIN to GND with a suitably large capacitor to eliminate noise due to the switching
		of the IC. See Input Capacitor section for more details.
		Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator and low to
EN	3	turn it off. It can be left open for automatic startup. The EN has a precision threshold of 1.18V for programing the
		UVLO. See Enable section for more details.
		MODE Select. MODE is used to select the operation mode of the device. Connect MODE to GND to program the
MODE	4	device to operate in PFM Mode. Leave MODE floating to program the device to operate in USM. Connect MODE to
		VCC to program the device to operate in PWM Only Mode.
		Frequency Select. FSEL is used to select the switching frequency of the device. Connect FSEL to GND to program
FSEL	5	the switching frequency to 400kHz. Leave FSEL floating to program the switching frequency to 800kHz. Connect
		FSEL to VCC to program the switching frequency to 1.2MHz.
PG	6	Power-Good. PG is an open-drain output that is pulled to GND when the output voltage is out of its regulation limits
		or during soft-start. Connect an external pull-up resistor from PG to VCC.
BST	7	High-Side Gate Drive Boost Input. BST supplies the drive voltage for the high-side N-Channel power MOSFET. A
B51	,	100nF capacitor is recommended from BST to SW to power the high-side driver.
SW	8	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter
011	o o	from SW to the output load.
VCC	9	Internal Power Supply. VCC supplies the internal logic circuitry as well as the gate drivers. Connect a 1µF capacitor
	J	as close as possible to VCC and PGND. This pin is not active when EN is low.
		Soft-start and Tracking. SS/TR controls the soft-start, tracking, and sequencing of the output. Connect a ceramic
SS/TR	10	capacitor from SS/TR to GND to program the soft-start time. Leave SS/TR floating to use the internal soft-start.
		See Soft-Start, Tracking, and Sequencing section for more details.
GND	11	Ground. GND is the main power ground for the control logic circuitry. It must have a Kelvin Connection to PGND.
FB	12	Feedback. FB is the sensing terminal for the output voltage. Connect this pin to the resistive divider of the output.
10	12	See Setting the Output Voltage section for more details.



Functional Block Diagram




Figure 4. Functional Block Diagram



Absolute Maximum Ratings (Note 4) (@ TA = +25°C, unless otherwise specified.)

Symbol	Parameter	Rating	Unit	
VIN	Supply Pin Voltage	-0.3 to +20.0 (DC)	V	
VIIN	Supply Pill Vollage	-0.3 to 22.0 (400ms)		
VCC	VCC Pin Voltage	-0.3 to +6.0	V	
V _{EN}	Enable/UVLO Pin Voltage	-0.3 to +20.0	V	
V _{MODE}	MODE Select Pin Voltage	-0.3 to +6.0	V	
V _{FSEL}	Frequency Select Pin Voltage	-0.3 to +6.0	V	
V_{PG}	Power-Good Pin Voltage	-0.3 to +6.0	V	
V _{BST}	Bootstrap Pin Voltage	V _{SW} - 0.3 to V _{SW} + 6.0	V	
1/	Cuitab Dia Valtaga	-1.0 to VIN + 0.3 (DC)	V	
Vsw	Switch Pin Voltage	-2.5 to VIN + 2.0 (20ns)	V	
V _{SS/TR}	Soft-Start/Tracking Pin Voltage	-0.3 to +6.0	V	
V _{FB}	Feedback Pin Voltage	-0.3 to +6.0	V	
T _{ST}	Storage Temperature	-65 to +150	°C	
TJ	Junction Temperature	+160	°C	
TL	Lead Temperature	+260	°C	
ESD Susceptibility (Note	5)	1		
HBM	Human Body Model	±2000		
CDM	Charged Device Model	±500	V	

Notes:

Thermal Resistance (Note 6)

Symbol	Symbol Parameter		ing	Unit
0	Junction to Ambient	V-QFN2030-12	40	°C/W
θ_{JA}	Junction to Ambient	(Type A)	40	C/VV
0	Junction to Case	V-QFN2030-12	5.5	°C/W
θ _{JC}		(Type A)	5.5	*C/vv

Note: 6. Test condition for V-QFN2030-12: Device mounted on FR-4 substrate, four-layer PCB, 2oz copper, with minimum recommended pad layout.

Recommended Operating Conditions (Note 7) (@ T_A = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
VIN	Supply Voltage	4.5	18.0	V
VOUT	Output Voltage	0.6	7.0	V
T _A	Operating Ambient Temperature	-40	+85	°C
TJ	Operating Junction Temperature	-40	+125	°C

Note: 7. The device function is not guaranteed outside of the recommended operating conditions.

^{4.} Stresses greater than the **Absolute Maximum Ratings** specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.

^{5.} Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.




Electrical Characteristics (@ $T_J = +25^{\circ}C$, VIN = 12V, VCC=5V, unless otherwise specified. Min/Max limits apply across the recommended junction temperature range, -40°C to +125°C, and input voltage range, 4.5V to 18V, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{SHDN}	Shutdown Supply Current	V _{EN} = 0V	_	1	_	μΑ
IQ	Quiescent Supply Current	V _{FB} = 0.85V	_	195	_	μA
POR	VIN Power-on Reset Rising Threshold	_	4.0	4.25	4.45	V
UVLO	VIN Undervoltage Lockout Falling Threshold	_	_	3.95	_	V
VCC	VCC Output Voltage	6.0V < VIN < 18V, 0 < I _{VCC} < 5mA	4.75	5.0	5.25	V
Ivcc	VCC Current Source	VIN = 6V, VCC = 0V	_	_	35	mA
R _{DS(ON)1}	High-Side Power MOSFET On-Resistance (Note 8)	_	_	47	_	mΩ
R _{DS(ON)2}	Low-Side Power MOSFET On-Resistance (Note 8)	_	_	18	_	mΩ
I _{VALLEY_LIMIT}	LS Valley Current Limit (Note 8)	From Source to Drain	6.0	7.0	8.0	Α
I _{NCL}	LS Negative Current Limit	From Drain to Source	_	2.5	_	Α
-		V _{FSEL} = GND, VOUT = 5V, CCM	_	400	_	kHz
f _{SW}	Oscillator Frequency	V _{FSEL} = Floating, VOUT = 5V, CCM	_	800	_	kHz
		V _{FSEL} = VCC, VOUT = 5V, CCM		1200	_	kHz
V _{MODE_PFM}	PFM Mode Logic Threshold	V _{MODE} = GND	_	_	0.7	V
V _{MODE_USM}	Ultrasonic Mode Logic Threshold	V _{MODE} = Floating	_	2.5	_	V
V _{MODE_PWM}	PWM Mode Logic Threshold	V _{MODE} = VCC	4.2	_	_	V
t _{ON_MIN}	Minimum On-Time	_	_	70	_	Ns
t _{OFF_MIN}	Minimum Off-Time	_	_	255	_	Ns
V_{FB}	Feedback Voltage	ССМ	0.594	0.600	0.606	V
V _{EN_} H	EN Logic High Threshold	_	_	1.20	1.25	V
V _{EN L}	EN Logic Low Threshold	_	1.03	1.12	_	V
	EN Input Current	V _{EN} = 1.5V	_	5.1	_	μΑ
I _{EN}	EN Input Current	V _{EN} = 1V	1.0	1.4	2.0	μΑ
tss	Soft-Start Time	V _{SS/TR} = Floating	_	1	_	ms
I _{SS}	Soft-Start Current Source	V _{SS/TR} = 1.2V	_	5	_	μΑ
PG _{UV_FALL}	Undervoltage Falling Threshold	Percent of Output Regulation, Fault	_	85	_	%
PG _{UV_RISE}	Undervoltage Rising Threshold	Percent of Output Regulation, Good	_	95	_	%
PG _{OV_RISE}	Overvoltage Rising Threshold	Percent of Output Regulation, Fault	_	115	_	%
PG _{OV_FALL}	Overvoltage Falling Threshold	Percent of Output Regulation, Good	_	105	_	%
tpg_rd	Power-Good Rise Delay Time	_	_	0.5		ms
V _{PG_OL}	Power-Good Output Logic Low	I _{PG} = -3mA	_	_	0.4	V
T _{SD}	Thermal Shutdown (Note 8)	_	_	160	_	°C
T _{HYS}	Thermal Shutdown Hysteresis (Note 8)	_	_	30	_	°C

Note: 8. Compliance to the datasheet limits is assured by one or more methods: production test, characterization, and/or design.



Typical Performance Characteristics (AP62500 @ T_A = +25°C, VIN = 12V, VOUT = 5V, FSEL = Floating (f_{SW} = 800kHz), SS/TR = Floating (t_{SS} = 1ms), BOM = Table 1, unless otherwise specified.)






Figure 5. VIN Power-On Reset and UVLO vs. Temperature

Figure 6. V_{FB} vs. Temperature




Figure 7. I_{SHDN} vs. Temperature



Typical Performance Characteristics (AP62500 @ $T_A = +25^{\circ}C$, VIN = 12V, VOUT = 5V, FSEL = Floating ($f_{SW} = 800 \text{kHz}$), SS/TR = Floating ($f_{SS} = 1 \text{ms}$), BOM = Table 1, unless otherwise specified.) (continued)




Figure 8. Startup Using EN, Showing V_{SW} , IOUT = 5A

Figure 9. Shutdown Using EN, Showing V_{SW} , IOUT = 5A




Figure 10. Startup Using EN, Showing V_{PG} , IOUT = 5A

Figure 11. Shutdown Using EN, Showing V_{PG} , IOUT = 5A




Figure 12. Output Short Protection, IOUT = 5A

Figure 13. Output Short Recovery, IOUT = 5A



Typical Performance Characteristics (AP62500 @ TA = +25°C, VIN = 12V, VOUT = 5V, MODE = GND (PFM),

FSEL = Floating (fsw = 800kHz), SS/TR = Floating (tss = 1ms), BOM = Table 1, unless otherwise specified.)




Figure 14. Efficiency vs. Output Current




Figure 16. Load Regulation




Figure 18. f_{SW} vs. Load




Figure 15. Line Regulation




Figure 17. I_Q vs. Temperature



 $\textbf{Typical Performance Characteristics} \ \ (\text{AP62500} \ @\ T_{\text{A}} = +25^{\circ}\text{C}, \ \text{VIN} = 12\text{V}, \ \text{VOUT} = 5\text{V}, \ \text{MODE} = \text{GND} \ (\text{PFM}), \ \text{MODE} = 12\text{V}, \ \text{VOUT} = 12\text{V}, \ \text{MODE} =$

FSEL = Floating (f_{SW} = 800kHz), SS/TR = Floating (t_{SS} = 1ms), BOM = Table 1, unless otherwise specified.) (continued)




Figure 19. Output Voltage Ripple, VOUT = 5V, IOUT = 50mA

Figure 20. Output Voltage Ripple, VOUT = 5V, IOUT = 5A




Figure 21. Output Voltage Ripple, VOUT = 3.3V, IOUT = 50mA

Figure 22. Load Transient, IOUT = 50mA to 500mA to 50mA




Figure 23. Load Transient, IOUT = 2A to 5A to 2A

Figure 24. Load Transient, IOUT = 50mA to 5A to 50mA



Typical Performance Characteristics (AP62500 @ T_A = +25°C, VIN = 12V, VOUT = 5V, MODE = Floating (USM),

FSEL = Floating (f_{SW} = 800kHz), SS/TR = Floating (t_{SS} = 1ms), BOM = Table 1, unless otherwise specified.)




Figure 25. Efficiency vs. Output Current




Figure 27. Load Regulation




Figure 29. f_{SW} vs. Load




Figure 26. Line Regulation




Figure 28. f_{SW} vs. Temperature, IOUT = 0A



Typical Performance Characteristics (AP62500 @ $T_A = +25^{\circ}C$, VIN = 12V, VOUT = 5V, MODE = Floating (USM), FSEL = Floating ($f_{SW} = 800 \text{kHz}$), SS/TR = Floating ($f_{SS} = 1 \text{ms}$), BOM = Table 1, unless otherwise specified.) (continued)




Figure 30. Output Voltage Ripple, VOUT = 5V, IOUT = 50mA

Figure 31. Output Voltage Ripple, VOUT = 5V, IOUT = 5A




Figure 32. Output Voltage Ripple, VOUT = 3.3V, IOUT = 50mA

Figure 33. Load Transient, IOUT = 50mA to 500mA to 50mA




Figure 34. Load Transient, IOUT = 2A to 5A to 4A

Figure 35. Load Transient, IOUT = 50mA to 5A to 50mA



Typical Performance Characteristics (AP62500 @ TA = +25°C, VIN = 12V, VOUT = 5V, MODE = VCC (PWM),

FSEL = Floating (fsw = 800kHz), SS/TR = Floating (tss = 1ms), BOM = Table 1, unless otherwise specified.)




Figure 36. Efficiency vs. Output Current




Figure 38. Load Regulation




Figure 40. f_{SW} vs. Load




Figure 37. Line Regulation




Figure 39. f_{SW} vs. Temperature, IOUT = 0A



Typical Performance Characteristics (AP62800 @ TA = +25°C, VIN = 12V, VOUT = 5V, MODE = VCC (PWM),

FSEL = Floating (f_{SW} = 800kHz), SS/TR = Floating (t_{SS} = 1ms), BOM = Table 1, unless otherwise specified.) (continued)




Figure 41. Output Voltage Ripple, VOUT = 5V, IOUT = 50mA






Figure 43. Output Voltage Ripple, VOUT = 3.3V, IOUT = 50mA




Figure 45. Load Transient, IOUT = 2A to 5A to 2A

Figure 46. Load Transient, IOUT = 50mA to 5A to 50mA



Application Information

1 Pulse Width Modulation (PWM) Operation

The AP62500 device is a 4.5V-to-18V input, 5A output, EMI friendly, fully integrated synchronous buck converter. Refer to the block diagram in Figure 4. The device employs constant on-time control to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the one-shot pulse turns on the high-side power MOSFET, Q1, for a fixed on-time, t_{ON}. This one-shot on-pulse timing is calculated by the converter's input voltage and output voltage to maintain a pseudo-fixed frequency over the input voltage range. When Q1 is on, the inductor current rises linearly and the device charges the output capacitor. Q1 turns off after the fixed on-time expires, and the low-side power MOSFET, Q2, turns on. Once the output voltage drops below the output regulation, Q2 turns off. The one-shot timer is then reset and Q1 turns on again. The on-time is inversely proportional to the input voltage and directly proportional to the output voltage. It is calculated by the following equation:

$$\mathbf{t_{ON}} = \frac{\mathbf{VOUT}}{\mathbf{VIN} \cdot \mathbf{f_{SW}}}$$
 Eq. 1

Where:

- VIN is the input voltage
- VOUT is the output voltage
- fsw is the switching frequency

The off-time duration is t_{OFF} and starts after the on-time expires. The off-time expires when the feedback voltage decreases below the reference voltage, which then triggers the on-time duration to start again. The minimum off-time is 255ns typical.

Connecting the MODE pin to VCC programs the device to operate in PWM Mode regardless of output load.

2 Pulse Frequency Modulation (PFM) and Ultrasonic Mode (USM) Operation

AP62500 enters PFM operation at light load conditions for high efficiency when the MODE pin is tied to GND. During light load conditions, the regulator automatically reduces the switching frequency. As the output current decreases, so too does the inductor current. The inductor current, I_L, eventually reaches 0A, marking the boundary between Continuous Conduction Mode (CCM) and Discontinuous Condition Mode (DCM). During this time, both Q1 and Q2 are off, and the load current is provided only by the output capacitor. When V_{FB} becomes lower than 0.6V, the next cycle begins, and Q1 turns on.

Likewise, as the output load increases from light load to heavy load, the switching frequency increases to maintain the regulation of the output voltage. The transition point between light and heavy load conditions can be calculated using the following equation:

$$I_{LOAD} = \left(\frac{VIN - VOUT}{2L}\right) \cdot t_{ON}$$
 Eq. 2

Where:

• L is the inductor value

AP62500 enters USM during light load conditions when the MODE pin is left floating. USM is similar to PFM Mode but with one key difference. Unlike in PFM Mode, operating in USM limits the switching frequency of the device from going below 22kHz. This prevents the device from switching in the audible frequency range. When the regulator detects that no switching has occurred within the last 35us, it turns on Q2 for a fixed amount of time to force switching action on SW.

The quiescent current of AP62500 is 195µA typical under a no-load, non-switching condition.



3 Enable

When disabled, the device shutdown supply current is only 1µA. When applying a voltage greater than the EN logic high threshold (typical 1.2V, rising), the AP62500 enables all functions and the device initiates the soft-start phase. An internal 1.4µA pull-up current source connected from the internal LDO-regulated VCC to the EN pin guarantees that if EN is left floating, the device still automatically enables once the voltage reaches the EN logic high threshold. The AP62500 has a built-in 1ms soft-start time to prevent output voltage overshoot and inrush current. The soft-start time is also programmable by connecting an external capacitor from SS/TR to GND. See **Soft-start, Tracking, and Sequencing** section for more details. When the EN voltage falls below its logic low threshold (typical 1.12V, falling), the internal SS voltage discharges to ground and device operation disables.

The EN pin can also be used to program the undervoltage lockout thresholds. See **Adjusting Undervoltage Lockout (UVLO)** section for more details.

4 Soft-Start, Tracking, and Sequencing


When the SS/TR pin is left floating, the AP62500 uses its built-in soft-start time, t_{SS} , of 1ms. The soft-start time can be extended by connecting an external capacitor from SS/TR to GND. The capacitor, along with the internal t_{SS} of 5 μ A, determines the new soft-start time. The capacitance required for a given programmed soft-start time is calculated by:

$$C_{SS}[nF] = 8.33 \cdot t_{SS}[ms]$$
 Eq. 3

Where:

- . CSS is the soft-start capacitance in nF
- t_{SS} is the soft-start time in ms

Two AP62500 devices, IC#1 and IC#2, can be used in a ratiometric tracking configuration. Each AP62500 device shares the same C_{SS} capacitance, which programs the same soft-start time for each device. See Figure 47 and Figure 48 for more details.









Figure 48. Ratiometric Tracking Function



4 Soft-start, Tracking, and Sequencing (continued)

Two AP62500 devices can be used in a coincidental tracking configuration. The higher voltage output of IC#1 is divided down to connect to the input of IC#2's SS/TR pin, which overrides IC#2's internal 0.6V reference voltage during start-up. Each AP62500 device has the same output voltage rising and falling slew rates. The resistive divider (R5 and R6) should have a ratio that matches the ratio of the feedback resistive divider of IC#2. See Figure 49 and Figure 50 for more details.







Figure 49. Coincidental Tracking Configuration

Figure 50. Coincidental Tracking Function

Two AP62500 devices can be used in an output sequencing configuration. Once the output voltage of IC#1 is within regulation, its PG signal goes from low to high and enables the start-up sequence of IC#2. See Figure 51 and Figure 52 for more details.






Figure 51. Output Sequencing Configuration

Figure 52. Output Sequencing Function

5 Electromagnetic Interference (EMI) Reduction with Ringing-Free Switching Node

In some applications, the system must meet EMI standards. In relation to high frequency radiation EMI noise, the switching node's (SW's) ringing amplitude is especially critical. To dampen high-frequency radiated EMI noise, the AP62500 device implements a proprietary, multi-level gate driver scheme that achieves a ringing-free switching node without sacrificing the switching node's rise and fall slew rates as well as the converter's power efficiency.



6 Power-Good (PG) Indicator

The PG pin of AP62500 is an open-drain output that is actively held low during the soft-start period until the output voltage reaches 95% of its target value. When the output voltage is outside of its regulation by $\pm 15\%$, PG pulls low until the output returns within 5% of its set value. The PG rising edge transition is delayed by 0.5ms. Connect an external pull-up resistor of $100k\Omega$ from PG to VCC.

7 Adjusting Undervoltage Lockout (UVLO)

Undervoltage lockout is implemented to prevent the IC from insufficient input voltages. The AP62500 device has a UVLO comparator that monitors the input voltage and the internal bandgap reference. The AP62500 disables if the input voltage falls below 3.95V. In this UVLO event, both the high-side and low-side power MOSFETs turn off.

Some applications may desire higher VIN UVLO threshold voltages than is provided by the default setup. A 3.7µA hysteresis pull-up current source on the EN pin along with an external resistive divider (R3 and R4) configures the VIN UVLO threshold voltages as shown in Figure 53.




Figure 53. Programming UVLO

The resistive divider resistor values are calculated by:

$$R3 = \frac{0.933 \cdot V_{ON} - V_{OFF}}{3.793 \mu A}$$
 Eq. 4

$$R4 = \frac{1.12 \cdot R3}{V_{OFF} - 1.12V + 5.1 \mu A \cdot R3} \label{eq:R4}$$
 Eq. 5

Where:

- V_{ON} is the rising edge VIN voltage to enable the regulator and is greater than 4.45V
- V_{OFF} is the falling edge VIN voltage to disable the regulator and is greater than 4.15V

8 Overcurrent Protection (OCP)

The AP62500 has cycle-by-cycle valley current limit protection by sensing the current through the internal low-side power MOSFET, Q2. While Q2 is on, the internal sensing circuitry monitors its conduction current. The overcurrent limit has a corresponding voltage limit, V_{LIMIT} . When the voltage between GND and SW is lower than V_{LIMIT} due to excessive current through Q2, the OCP triggers, and the controller turns off Q2. During this time, both Q1 and Q2 remain off. A new switching cycle begins only when the voltage between GND and SW rises above V_{LIMIT} . If Q2 consistently hits the valley current limit for 1·tss, the buck converter enters hiccup mode and shuts down. After 7·tss of down time, the buck converter restarts powering up. Hiccup mode reduces the power dissipation in the overcurrent condition.

Because the $R_{DS(ON)}$ values of the power MOSFETs increase with temperature, V_{LIMIT} has a temperature coefficient of 0.4%/°C to compensate for the temperature dependency of $R_{DS(ON)}$.



9 Thermal Shutdown (TSD)

If the junction temperature of the device reaches the thermal shutdown limit of 160°C, the AP62500 shuts down both its high-side and low-side power MOSFETs. When the junction temperature reduces to the required level (130°C typical), the device initiates a normal power-up cycle with soft-start.

10 Power Derating Characteristics

To prevent the regulator from exceeding the maximum recommended operating junction temperature, some thermal analysis is required. The regulator's temperature rise is given by:

$$T_{RISE} = PD \cdot (\theta_{IA})$$
 Eq. 6

Where:

- PD is the power dissipated by the regulator
- θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature

The junction temperature, T_J, is given by:

$$T_{I} = T_{A} + T_{RISE}$$
 Eq. 7

Where:

• T_A is the ambient temperature of the environment

For the V-QFN2030-12 (Type A) package, the θ_{JA} is 40°C/W. The actual junction temperature should not exceed the maximum recommended operating junction temperature of 125°C when considering the thermal design. Figure 52 shows a typical derating curve versus ambient temperature.




Figure 54. Output Current Derating Curve vs. Ambient Temperature, VIN = 12V, f_{SW} = 800kHz

AP62500 20 of 27

Document number: DS44664 Rev. 1 - 2 www.diodes.com



11 Setting the Output Voltage

The AP62500 has an adjustable output voltage, starting from 0.6V, using an external resistive divider. The resistor values of the feedback network are selected based on a design trade-off between efficiency and output voltage accuracy. There is less current consumption in the feedback network for high resistor values, which improves efficiency at light loads. However, values too high cause the device to be more susceptible to noise affecting its output voltage accuracy. R1 can be determined by the following equation:

$$R1 = R2 \cdot \left(\frac{VOUT}{0.6V} - 1\right)$$
 Eq. 8

Table 1 shows a list of recommended component selections for common AP62500 output voltages referencing Figure 1. The AP62500 is capable of delivering output voltages greater than the listed maximum recommended output voltage of 7.0V by modifying the typical application circuit with additional external components. Consult Diodes Incorporated for more information if such output voltages are required.

Table 1. Recommended Component Selections

			AP6250	0			
Output Voltage (V)	Frequency (kHz)	R1 (kΩ)	R2 (kΩ)	L (μΗ)	C1 (μF)	C2 (μF)	C3 (nF)
	400			1.50	. ,	. ,	
1.2	800	30.1	30.1	0.75	22	3 x 22	100
	1200			0.52			
	400			1.80			
1.5	800	45.3	30.1	0.90	22	3 x 22	100
	1200			0.62			
	400	60.4	30.1	2.00	22	3 x 22	100
1.8	800			1.00			
	1200			0.68			
	400			2.70	22	3 x 22	2 100
2.5	800	95.3	30.1	1.30			
	1200			0.90			
	400			3.30	22	3 x 22	
3.3	800	137.0	30.1	1.50			100
	1200			1.00	1		
	400			3.50			
5.0	800	221.0	30.1	2.20	22	3 x 22	100
	1200			1.20	1		



12 Inductor

Calculating the inductor value is a critical factor in designing a buck converter. For most designs, the following equation can be used to calculate the inductor value:

$$L = \frac{VOUT \cdot (VIN - VOUT)}{VIN \cdot \Delta I_L \cdot f_{SW}} \label{eq:loss}$$
 Eq. 9

Where:

- ΔI_L is the inductor current ripple
- f_{SW} is the buck converter switching frequency

For AP62500, choose ΔI_L to be 30% to 50% of the maximum load current of 5A.

The inductor peak current is calculated by:

$$I_{L_{PEAK}} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
 Eq. 10

Peak current determines the required saturation current rating, which influences the size of the inductor. Saturating the inductor decreases the converter efficiency while increasing the temperatures of the inductor and the internal power MOSFETs. Therefore, choosing an inductor with the appropriate saturation current rating is important. For most applications, it is recommended to select an inductor of approximately $0.47\mu H$ to $4.7\mu H$ with a DC current rating of at least 35% higher than the maximum load current. For highest efficiency, the inductor's DC resistance should be less than $10m\Omega$. Use a larger inductance for improved efficiency under light load conditions.

AP62500 Document number: DS44664 Rev. 1 - 2



13 Input Capacitor

The input capacitor reduces both the surge current drawn from the input supply as well as the switching noise from the device. The input capacitor must sustain the ripple current produced during the on-time of Q1. It must have a low ESR to minimize power dissipation due to the RMS input current.

The RMS current rating of the input capacitor is a critical parameter and must be higher than the RMS input current. As a rule of thumb, select an input capacitor with an RMS current rating greater than half of the maximum load current.

Due to large dl/dt through the input capacitor, electrolytic or ceramic capacitors with low ESR should be used. If using a tantalum capacitor, it must be surge protected or else capacitor failure could occur. Using a ceramic capacitor of 22µF or greater is sufficient for most applications.

14 Output Capacitor

The output capacitor keeps the output voltage ripple small, ensures feedback loop stability, and reduces both the overshoots and undershoots of the output voltage during load transients. During the first few microseconds of an increasing load transient, the converter recognizes the change from steady-state and sets the off-time to minimum to supply more current to the load. However, the inductor limits the change to increasing current depending on its inductance. Therefore, the output capacitor supplies the difference in current to the load during this time. Likewise, during the first few microseconds of a decreasing load transient, the converter recognizes the change from steady-state and increases the off-time to reduce the current supplied to the load. However, the inductor limits the change in decreasing current as well. Therefore, the output capacitor absorbs the excess current from the inductor during this time.

The effective output capacitance, COUT, requirements can be calculated from the equations below.

The ESR of the output capacitor dominates the output voltage ripple. The amount of ripple can be calculated by:

$$VOUT_{Ripple} = \Delta I_L \cdot \left(ESR + \frac{1}{8 \cdot f_{SW} \cdot COUT} \right)$$
 Eq. 11

An output capacitor with large capacitance and low ESR is the best option. For most applications, a total capacitance of $3 \times 22 \mu F$ using ceramic is sufficient. To meet the load transient requirements, the calculated COUT should satisfy the following inequality:

$$COUT > max \left(\frac{L \cdot I_{Trans}^2}{\Delta V_{Overshoot} \cdot VOUT}, \frac{L \cdot I_{Trans}^2}{\Delta V_{Undershoot} \cdot (VIN - VOUT)} \right)$$
 Eq. 12

Where:

- I_{Trans} is the load transient
- ΔV_{Overshoot} is the maximum output overshoot voltage
- $\Delta V_{Undershoot}$ is the maximum output undershoot voltage

13 Bootstrap Capacitor

To ensure proper operation, a ceramic capacitor must be connected between the BST and SW pins to supply the drive voltage for the high-side power MOSFET. A 100nF ceramic capacitor is sufficient.

AP62500 Document number: DS44664 Rev. 1 - 2



Layout

PCB Layout

- 1. The AP62500 works at 5A load current so heat dissipation is a major concern in the layout of the PCB. 2oz copper for both the top and bottom layers is recommended.
- Place the input capacitors as closely across VIN and PGND as possible. 2.
- Place the inductor as close to SW as possible.
- Place the output capacitors as close to PGND as possible.
- Place the feedback components as close to FB as possible. 5.
- If using four or more layers, use at least the 2nd and 3rd layers as PGND to maximize thermal performance.

 Add as many vias as possible around both the PGND pin and under the PGND plane for heat dissipation to all the PGND layers. 7.
- Add as many vias as possible around both the VIN pin and under the VIN plane for heat dissipation to all the VIN layers. 8.
- See Figure 55 for more details.





Figure 55. Recommended PCB Layout



Ordering Information (Note 9)



Orderable Device	Package Code	Tape and Reel		
Orderable Device	rackage code	Quantity	Part Number Suffix	
AP62500SJ-7	SJ	3000	-7	

Note: 9. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.

Marking Information

V-QFN2030-12 (Type A)

(Top View)

 XX : Identification Code

Y: Year: 0~9

 $\underline{\underline{W}}$: Week: A~Z: 1~26 week; a~z: 27~52 week; z represents

52 and 53 week X: Internal Code


Orderable Device	Package	Identification Code
AP62500SJ-7	V-QFN2030-12 (Type A)	KA



Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.

V-QFN2030-12 (Type A)




V-QFN2030-12 (Type A)			
Dim	Min Max Typ		
Α	0.75	0.85	0.80
A1	0.00	0.05	0.02
A3	_	_	0.203
b	0.20	0.30	0.25
D	1.95 2.05 2.00		
Е	2.95	3.05	3.00
е	C	.50 BSC	
e1	1	.50 BS0	
e2	1	.00 BS0)
L	0.35	0.45	0.40
L2	1.15	1.25	1.20
Z		_	0.125
All Dimensions in mm			

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

V-QFN2030-12 (Type A)



Dimensions	value
Dillielisions	(in mm)
С	0.500
C1	1.000
Χ	0.350
X1	1.400
X2	1.850
Х3	2.300
Υ	0.600
Y1	0.350
Y2	3.300

Mechanical Data

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish SnAgCu Plated, Solderable per MIL-STD-202, Method 208 @
- Weight: 0.0114 grams (Approximate)



IMPORTANT NOTICE

- 1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
- 9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

DIODES is a trademark of Diodes Incorporated in the United States and other countries.

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.

© 2022 Diodes Incorporated. All Rights Reserved.

www.diodes.com