



### App Note:

1. Each VDD pin needs 0.1u +1uF decoupling close to pin. (e.g.: VDD, VDDO...etc)
2. VDD uses small R=1~2 ohm or FB(ferrite bead)+C=10uF filtering for better DC/DC ripple noise rejection
3. Place 150ohm pull-down in comp. side close to pin <=300mil.
4. To drive RX quiv. 100ohm diff. load, check if chipset has internal termination.
5. If use CMOS XO drive, needs 1k pull-up/down at REF\_IN- pin, refer to datasheet app. page

Title		
PI6C5912016-01 Application Schematic		
Size	Document Number	Rev
B	Diodes Inc. Clock IC Application Engineering	1.0
Date: Thursday, November 28, 2024		
Sheet 1 of 1		