



Un-install 150 ohm if use LVDS XO

XO AC drive:
Connect VTHx and VREF_ACx together with 0.1uF.





Un-install 150 ohm if use LVDS XO



IN_SEL:

Set IN_SEL logic in R8/JP1

0: REF_IN0 is input
1: REF_IN1 is input (default)




If RX accept LVPECL then can DC drive


DC or AC drive, check RX ASIC if internal termination.

RX input

Closed to IC<300 mil



equiv.



Closed to IC<300 mil

App Note:

1. Select REF_IN0 or REF_IN1 as input ;
- 2.1 Each VDD pin needs 0.1u +1uF decoupling close to pin. (e.g.: VDD...etc)
- 2.2 VDD uses small R=1-2 ohm or FB(ferrite bead)+C=10uF filtering for better DC/DC ripple noise rejection
3. Place 150ohm pull-down in comp. side close to pin <=300mil.
4. To drive RX quiv. 100ohm diff. load, check if chipset has internal termination.
5. When in AC input drive ,VTHx and VREF_ACx are used.
6. Connect epad >= 6 vias to GND plane

Title		
PI6C5912006 Application Schematic		
Size B	Document Number Diodes Inc. Clock IC Application Engineering	Rev 1.0
Date: Thursday, December 12, 2024	Sheet 1	of 1