## Contents

1. Introduction
2. Principle of Operation
3. General Description
4. Functional Description
5. Step-down Switching Regulator Design Example
6. Step-up Switching Regulator Design Example
7. Voltage-inverting Switching Regulator Design Example
This paper describes the principle of the AP34063 switching regulator subsystems. Three converter design examples and application circuits with test data are included.

1.0 Introduction

The AP34063 is monolithic switching regulator subsystems intended for as dc to dc converters. The device has highly efficient and simple switching power supplies. The use of switching regulator is becoming more pronounced over that of linear regulators because the size reductions in new equipment designs require greater conversion efficiency. Another major use of the switching regulator is that it has flexibility of output voltage. The output can be less than, greater than, or of opposite polarity to that of the input voltage.

2.0 Principle of Operation

The switching regulator consists of a static reference and a high gain error amplifier identical to that of the linear regulator. This system added a free running oscillator and a gated latch. The error amplifier again monitors the output voltage, compares it to the reference level and generates a control signal. If the output voltage is below nominal, the control signal will go to a high state and turn on the gate, thus allowing the oscillator clock pulses to drive the series-pass element alternately from cutoff to saturation. This will continue until the output voltage is pumped up slightly above its nominal value. At this time, the control signal will go low and turn off the gate, terminating any further switching of the series-pass element. The output voltage will eventually decrease to below nominal due to the presence of an external load, and will initiate the switching process again. The increase in conversion efficiency is primarily due to the operation of the series-pass element only in the saturated or cutoff state. When saturated, the voltage drop across the element is as small as the dissipation. When in cutoff, the current through the element and likewise the power dissipation are also small. The most common are the fixed frequency pulse width modulator and the fixed on-time variable off-time types, where the on-off switching is uninterrupted and regulation is achieved by duty cycle control. Generally speaking, the example given in Figure 1 does apply to AP34063.
A. Linear Regulator

B. Switching Regulator

Figure 1. Step-Down Regulators
3.0 General Description

The AP34063 is a monolithic control circuit containing all the active functions required for dc to dc converters. This device contains an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active peak current limit circuit, driver, and a high current output switch. This series was specifically designed to be incorporated in step-up, step-down and voltage-inverting converter applications. These functions are contained in an 8 pin dual in-line package shown in Figure 2.

![Diagram of AP34063](image-url)
4.0 Functional Description

The oscillator is composed of a current source and sink which charges and discharges the external timing capacitor $C_T$. The typical charge and discharge current are 35μA and 200μA respectively, yielding about 1 to 6 ratio. The ramp-up period is 6 times longer than ramp-down period as shown in Figure 3. The upper threshold is equal to the internal reference voltage 1.25V and the lower is close to 0.75V. The oscillator runs continuously at a rate controlled by the selected value of capacitor $C_T$.

During the ramp-up portion of the cycle, a “HIGH” present at the ‘A’ input of the AND gate. If the output voltage of the switching regulator is below nominal, a “HIGH” will also be present at the ‘B’ input. This condition will set the latch and cause the ‘Q’ output to go “HIGH”, enabling the driver and output switch to conduct. When the oscillator reaches its upper threshold, $C_T$ will start to discharge and “LOW” will be present at the ‘A’ input of the AND gate. This logic level is also connected to an inverter whose output presents a “HIGH” to the reset input of the latch. This condition will cause ‘Q’ to go “LOW”, disabling the driver and output switch.

The output of the comparator can set the latch only during the ramp-up of $C_T$ and can initiate a partial or full on-cycle of output switch conduction. The comparator sets the latch, but it cannot reset the latch. The latch will remain set until $C_T$ begins ramping down. Thus the comparator can initiate output switch conduction, but cannot terminate it and the latch is always reset when $C_T$ begins ramping down. The comparator’s output will be “LOW” when the output voltage of the switching regulator is above nominal.

![Figure 3. Ct Voltage Charge-Discharge Waveform](image-url)
5.0 Step-Down Switching Regulator Design Example

A schematic of the basic step-down regulator is shown in Figure 4. The frequency chosen is a comprisal between switching losses and inductor size. Given are the following conditions:

\[ V_{\text{out}} = 5.0\text{V} \]
\[ I_{\text{out}} = 500\text{mA} \]
\[ f_{\text{min}} = 50\text{KHz} \]
\[ V_{\text{in}} = 12\text{V}~16\text{V} \]
\[ V_{\text{ripple(p-p)}} = 50\text{mVp-p} \]

5.0.1 Determine the ratio of switch conductor \( t_{\text{on}} \) versus diode conduction \( t_{\text{off}} \) time.

\[
\frac{t_{\text{on}}}{t_{\text{off}}} = \frac{V_{\text{out}} + V_{\text{F}}}{V_{\text{in}} - V_{\text{sat}} - V_{\text{out}}}
\]
\[
= \frac{5 + 0.8}{12 - 1.4 - 5}
\]
\[
= 1.036
\]

5.0.2 The cycle of the LC network is equal to \( t_{\text{on(max)}} + t_{\text{off}} \).

\[
t_{\text{on}} + t_{\text{off}} = \frac{1}{f_{\text{min}}} = \frac{1}{50 \times 10^{-3}}
\]
\[
= 20 \text{\mu s per cycle}
\]

5.0.3 Using equation (1) and equation (2), we can obtain \( T_{\text{on}} \) and \( T_{\text{off}} \) time respectively.

\[
t_{\text{off}} = \frac{t_{\text{on}} + t_{\text{off}}}{t_{\text{on}}} + 1
\]
\[
= \frac{20 \times 10^{-6}}{1.036 + 1}
\]
\[
= 9.8 \text{\mu s}
\]

Since \( t_{\text{on}} + t_{\text{off}} = 20 \text{\mu s} \)

\[
t_{\text{on}} = 20 - 9.8 = 10.2 \text{\mu s}
\]
5.0.4 The $t_{on}$ is set by selecting a value for $C_T$:

$$C_T = 4.0 \times 10^{-5} \times t_{on}$$

$$= 4.0 \times 10^{-5} \times (10.2 \times 10^{-6}) = 408 \text{pF} \quad \text{.......................... (5)}$$

Use a standard 470pF capacitor.

5.0.5 The circuit works in Continuous-Conduction Mode (CCM), so the peak switch current in inductance is:

$$I_{pk} = 2I_{out}$$

$$= 2(500 \text{mA}) \quad \text{.......................... (6)}$$

$$= 1 \text{A}$$

5.0.6 By using the peak switch current and on time, a minimum value of inductance can be calculated:

$$L_{(min)} = \frac{V_{in(min)} - V_{sat} - V_{out}}{I_{pk}} \times t_{on}$$

$$= \left(\frac{12 - 1.4 - 5}{1}\right) \times 10.2 \times 10^{-6}$$

$$= 57 \mu \text{H}$$

Since the minimum value of inductance is 57$\mu$H, we use 100$\mu$H for the inductance.

5.0.7 The current limit resistor $R_{SC}$ can be determined by using the peak switch current when $V_{in} = 24$V.

$$I_{pk} = \frac{V_{in} - V_{sat} - V_{out}}{L} \times t_{on}$$

$$= \left(\frac{16 - 1.4 - 5}{100 \times 10^{-6}}\right) \times 10.2 \times 10^{-6}$$

$$= 0.98 \text{A}$$

$$R_{SC} = \frac{0.33}{I_{pk}}$$

$$= \frac{0.33}{0.98} \quad \text{.......................... (8)}$$

$$= 0.33 \Omega$$
5.0.8 With knowledge of the peak switch current, minimum operation frequency, and the peak to peak voltage of the ripple, an ideal output filter capacitor can be obtained.

\[
C_{out} = \frac{I_{pk}}{8V_{ripple(p-p)f_{(min)}}} = \frac{1}{8(50 \times 10^{-3})(50 \times 10^{-3})} = 50 \mu F
\]

In order to suppress the output voltage of ripple under 40mV, we choose 470μF for this capacitor. If you want the lowest output voltage of the ripple, consider using the lowest ESR of capacitor you used now.

5.0.9 The output voltage is programmed by the R1, R2 resistors divider. The output voltage is:

\[
V_{out} = 1.25 \left( 1 + \frac{R_2}{R_1} \right) \tag{10}
\]

Since the divider current can go as low as 100μA without affecting system performance, a minimum current divider R1 is equal to:

\[
R_1 = \frac{1.25}{100 \mu A} = 12500\Omega = 12.5K\Omega
\]

We choose R1 = 12KΩ.

Using equation (10), R2 can be solved:

\[
R_2 = R_1 \left( \frac{V_{out}}{1.25} - 1 \right)
\]

\[
= 12 \times 10^3 \left( \frac{5}{1.25} - 1 \right)
\]

\[
= 36K\Omega
\]

Using the above derivation, the design circuit is optimized to meet the assumed conditions.
6.0 Step-Up Switching Regulator Design Example

A schematic of the basic step-down regulator is shown in Figure 5. Given are the following conditions:

\[ V_{\text{out}} = 28V \]
\[ I_{\text{out}} = 200mA \]
\[ f_{\text{min}} = 50KHz \]
\[ V_{\text{in}} = 9.0V~12.0V \]
\[ V_{\text{ripple(p-p)}} = 40mVp-p \]

6.0.1 Determine the ratio of switch conductor \( t_{\text{on}} \) versus diode conduction \( t_{\text{off}} \) time.

\[ \frac{t_{\text{on}}}{t_{\text{off}}} = \frac{V_{\text{out}} + VF - V_{\text{in(min)}}}{V_{\text{in(min)}} - V_{\text{sat}}} \]
\[ = \frac{28 + 0.8 - 9}{9 - 0.8} \]
\[ = 2.41 \]
6.0.2 The cycle of the LC network is equal to $t_{on(max)} + t_{off}$.

$$t_{on} + t_{off} = \frac{1}{f_{min}} = \frac{1}{50 \times 10^3} \quad \text{.................. (12)}$$

$$= 20 \mu s \text{ per cycle}$$

6.0.3 Using equation (11) and equation (12), we can obtain $T_{on}$ and $T_{off}$ time respectively.

$$t_{off} = \frac{t_{on} + t_{off}}{t_{on}} + 1$$

$$= \frac{20 \times 10^{-6}}{2.41 + 1} \quad \text{.......................... (13)}$$

$$= 5.87 \mu s$$

Since $t_{on} + t_{off} = 20 \mu s$

$$t_{on} = 20 - 5.87 = 14.13 \mu s \quad \text{.......................... (14)}$$

6.0.4 The $t_{on}$ is set by selecting a value for $C_T$

$$C_T = 4.0 \times 10^{-5} \times t_{on}$$

$$= 4.0 \times 10^{-5} (14.13 \times 10^{-6}) = 565.2\text{pF} \ kHz (15)$$

Use a standard 680pF capacitor.

6.0.5 The circuit works in Continuous-Conduction Mode (CCM), so the peak switch current in inductance is:

$$I_{pk} = 2I_{out} \left( \frac{t_{on}}{t_{off}} + 1 \right)$$

$$= 2 (200\text{mA})(2.41 + 1) \text{.......................... (16)}$$

$$= 1.364A$$

6.0.6 By using the peak switch current and on time, a minimum value of inductance can be calculated.

$$L_{(min)} = \frac{V_{in(min)} - V_{sat}}{I_{pk}} \times t_{on}$$

$$= \left( \frac{12 - 0.8}{1.364} \right) \times 14.13 \times 10^{-6} \text{.......................... (17)}$$

$$= 116\mu H$$

Since the minimum value of inductance is 116$\mu H$, we use 120$\mu H$ for the inductance.
6.0.7 The current limit resistor $R_{SC}$ can be determined by using the peak switch current when $V_{in} = 12\text{V}$.

\[
I_{pk} = \frac{V_{in} - V_{sat}}{L} \times t_{on}
\]

\[
= \left( \frac{12 - 0.8}{120 \times 10^{-6}} \right) \times 14.13 \times 10^{-6}
\]

\[
= 1.32\text{A}
\]

\[
R_{SC} = \frac{0.3}{I_{pk}}
\]

\[
= \frac{0.3}{1.32} \quad \text{.................. (18)}
\]

\[
= 0.22\Omega
\]

6.0.8 With knowledge of the peak switch current, minimum operation frequency, and the peak to peak voltage of the ripple, an ideal output filter capacitor can be obtained.

\[
C_{out} = \frac{I_{out}}{V_{ripple(p-p)} f_{(min)}}
\]

\[
= \frac{200 \times 10^{-3}}{(40 \times 10^{-3})(50 \times 10^{-3})}
\]

\[
= 100\mu\text{F}
\]

In order to suppress the output voltage of the ripple under 40mV, we choose 470\mu\text{F} for this capacitor. If you want the lowest output voltage of the ripple, consider using the lowest ESR of capacitor you used now.
6.0.9 The output voltage is programmed by the R1, R2 resistors divider. The output voltage is:

\[ V_{out} = 1.25 \left( \frac{R2}{R1} + 1 \right) \] .............................................. (20)

Since the divider current can go as low as 500\(\mu\)A without affecting system performance, a minimum current divider R1 is equal to:

\[ R1 = \frac{1.25}{500 \ \mu\text{A}} = 2500 \Omega = 2.5\text{K}\Omega \]

We choose \(R1 = 2.5\text{K}\Omega\).

Using equation (20), R2 can be solved:

\[
R2 = R1 \left( \frac{V_{out}}{1.25} - 1 \right) = 2.5 \times 10^3 \left( \frac{28}{1.25} - 1 \right) = 53.5\text{K}\Omega \text{ (use 53K}\Omega\text{ or 54K}\Omega) \]

Using the above derivation, the design circuit is optimized to meet the assumed conditions.

**ANALOG TECHNOLOGY, INC.**

**STEP-UP CONVERTER**

Figure 5
7.0 Voltage-Inverting Switching Regulator Design Example

A schematic of the basic voltage-inverting regulator is shown in Figure 6. The frequency chosen is a comparsal between switching losses and inductor size. Given are the following conditions:

\[
\begin{align*}
V_{\text{out}} &= -12\text{V} \\
I_{\text{out}} &= 100\text{mA} \\
f_{\text{fmin}} &= 50\text{KHz} \\
V_{\text{in}} &= 4.5\text{V} - 6.0\text{V} \\
V_{\text{ripple(p-p)}} &= 40\text{mV}_{\text{p-p}} 
\end{align*}
\]

7.0.1 Determine the ratio of switch conductor \( t_{\text{on}} \) versus diode conduction \( t_{\text{off}} \) time.

\[
\frac{t_{\text{on}}}{t_{\text{off}}} = \frac{|V_{\text{out}}| + V_F}{V_{\text{in}} - V_{\text{sat}}} = \frac{12 + 0.8}{4.5 - 0.8} \quad \text{.......... (21)}
\]

\[= 3.46\]

7.0.2 The cycle of the LC network is equal to \( t_{\text{on(max)}} + t_{\text{off}} \)

\[
t_{\text{on}} + t_{\text{off}} = \frac{1}{f_{\text{min}}} = \frac{1}{50 \times 10^3} \quad \text{.......... (22)}
\]

\[= 20\mu\text{s per cycle}\]

7.0.3 Using equation (21) and equation (22), we can obtain \( T_{\text{on}} \) and \( T_{\text{off}} \) time respectively.

\[
t_{\text{off}} = \frac{t_{\text{on}} + t_{\text{off}}}{t_{\text{on}} + 1} = \frac{20 \times 10^{-6}}{3.46 + 1} \quad \text{................. (23)}
\]

\[= 4.48\mu\text{s}\]

Since \( t_{\text{on}} + t_{\text{off}} = 20\mu\text{s} \)

\[
t_{\text{on}} = 20 - 4.48 = 15.52\mu\text{s} \quad \text{..........(24)}
\]
7.0.4 The $t_{on}$ is set by selecting a value for $C_T$

$$C_T = 4.0 \times 10^{-5} \times t_{on}$$

$$= 4.0 \times 10^{-5} \times (15.52 \times 10^{-6}) = 620.8 \text{pF} \quad \text{............... (25)}$$

Use a standard 680pF capacitor.

7.0.5 The circuit works in Continuous-Conduction Mode (CCM), so the peak switch current in inductance is:

$$I_{pk} = 2I_{out}\left(\frac{t_{on}}{t_{off}} + 1\right)$$

$$= 2(100\text{mA})(3.46 + 1) \quad \text{......................... (26)}$$

$$= 0.892\text{A}$$

7.0.6 By using the peak switch current and on time, a minimum value of inductance can be calculated.

$$L_{(min)} = \frac{V_{in(min)} - V_{sat}}{I_{pk}} \times t_{on}$$

$$= \left(\frac{4.5 - 0.8}{0.892}\right) \times 15.52 \times 10^{-6} \quad \text{............... (27)}$$

$$= 64\mu\text{H}$$

Since the minimum value of inductance is $64\mu\text{H}$, we use $100\mu\text{H}$ for the inductance.

7.0.7 The current limit resistor $R_{SC}$ can be determined by using the peak switch current when $V_{in} = 6.0\text{V}$.

$$I_{pk} = \frac{V_{in} - V_{sat}}{L_{min}} \times t_{on}$$

$$= \left(\frac{6.0 - 0.8}{64 \times 10^{-6}}\right) \times 15.52 \times 10^{-6}$$

$$= 1.261$$

$$R_{SC} = \frac{0.33}{I_{pk}}$$

$$= \frac{0.33}{1.261} \quad \text{......................... (28)}$$

$$= 0.26\Omega$$
7.0.8 With knowledge of the peak switch current, minimum operation frequency, and the peak to peak voltage of the ripple, an ideal output filter capacitor can be obtained.

\[
C_{\text{out}} = \frac{l_{\text{out}}}{V_{\text{ripple(p-p)}}(\text{min})} = \frac{100 \times 10^{-3}}{(40 \times 10^{-3})(50 \times 10^{-3})} = 50 \mu F
\]  

(29)

In order to suppress the output voltage of ripple under 40mV, we choose 470\( \mu \)F for this capacitor. If you want the lowest output voltage of ripple, consider using the lowest ESR of capacitor you used now.

7.0.9 The output voltage is programmed by the R1, R2 resistors divider. The output voltage is:

\[
|V_{\text{out}}| = 1.25 \left(1 + \frac{R_2}{R_1}\right)
\]  

(30)

Since the divider current can go as low as 400\( \mu \)A without affecting system performance, a minimum current divider R1 is equal to:

\[
R_1 = \frac{1.25}{400 \mu A} = 31250 \Omega = 3.125K\Omega
\]

We choose R1 = 3K\( \Omega \).

Using equation (30), R2 can be solved:

\[
R_2 = R_1 \left(\frac{|V_{\text{out}}|}{1.25} - 1\right)
\]

\[
= 3 \times 10^3 \left(\frac{12}{1.25} - 1\right)
\]

\[
= 25.8K\Omega \text{ (use 26K}\Omega\text{)}
\]

Using the above derivation, the design circuit is optimized to meet the assumed conditions.
VOLTAGE INVERTING CONVERTER

Figure 6