1. Introduction

The AP3765A uses Pulse Frequency Modulation (PFM) method to realize Discontinuous Conduction Mode (DCM) operation for Flyback power supplies. The operating principle of PFM is different with Pulse Width Modulation (PWM), so the design of transformer is also different.

The AP3765A can provide accurate constant voltage (CV), constant current (CC) regulation with Primary Side Regulation (PSR) structure. It uses internal line compensation and cable compensation to reduce the number of external system components. Fixed cable compensation (6%) is used to adapt the voltage drop on output cable and good CV regulation is achieved. Besides, audio noise is reduced by the creative audio suppression technique.

The AP3765A is designed for driving bipolar transistor in Flyback converter, with more driving current of about 40mA. With system parameters properly designed, AP3765A can achieve standby power less than 150mW.

![Typical Application Circuit of AP3765A](image)

Figure 1. Typical Application Circuit of AP3765A

Figure 1 is the typical application circuit of AP3765A, which is a conventional Flyback converter with a 3-winding transformer—primary winding (N_p), secondary winding (N_s) and auxiliary winding (N_a). The auxiliary winding is used for providing V_CC supply voltage for IC and sensing the output voltage feedback signal to FB pin.

Figure 2 shows the typical waveforms which demonstrate the basic operating principle of AP3765A application. And the parameters are defined as following.

- V_dri---The driving signal of primary power switch
- I_p---The primary side current
- I_s---The secondary side current
- I_pk---Peak value of primary side current
- I_pks---Peak value of secondary side current
- V_Sec---The transient voltage at secondary winding
- V_S---The stable voltage at secondary winding when
rectification diode is in conducting status, which equals the sum of output voltage $V_{OUT}$ and the forward voltage drop of diode

$V_{AUX}$---The transient voltage at auxiliary winding

$V_{A}$---The stable voltage at auxiliary winding when rectification diode is in conducting status, which equals the sum of voltage $V_{CC}$ and the forward voltage drop of auxiliary diode

$t_{SW}$---The period of switching frequency

$t_{ONP}$---The conduction time when primary side switch is "ON"

$t_{ONS}$---The conduction time when secondary side diode is "ON"

$t_{OFF}$---The dead time when neither primary side switch nor secondary side diode is “ON”

$t_{OFFS}$---The time when secondary side diode is “OFF”

---

![Figure 2. Operation Waveforms of Flyback PSR Control System](image)

2. Guideline of System Design

1. Low Standby Power Design
2. Switching Frequency Design
3. Transformer and Power Devices Design
4. Feedback Resistors Design
5. Line Compensation Design

2.1 Low Standby Power Design

In order to achieve low standby power, AP3765A decreases the minimum operating voltage. The startup resistors $R_{ST1}+R_{ST2}$ should be high enough to further lower the power loss. However, there is a tradeoff between low standby power $P_{ST}$ and small startup time $t_{START}$, which is

$$t_{START} = (R_{ST1} + R_{ST2}) \cdot C_{CE} \cdot V_{TH\_ST} / V_{INDC\_MIN} \tag{1}$$

Where $V_{TH\_ST}$ is the Startup Threshold of $V_{CC}$, and $V_{INDC\_MIN}$ is the rectified DC voltage from the lowest AC input.

Besides, the selection of dummy load resistor is a tradeoff between standby power and I-V curve. The recommended value of dummy load resistor $R_{DUMMY}$ is $4.7k\Omega$ to $10k\Omega$ for an application with 5V output voltage.

2.2 Switching Frequency Design

---
As we know, in DCM Flyback converter, the stored energy of primary side will be transferred to secondary side at the time when the primary switch is turned off. And assume the current transfer efficiency from primary to secondary is $\eta$, then

$$I_{PK} = I_{PKP} \cdot N_{PS} \cdot \eta$$  \hspace{1cm} (2)

Here, $N_{PS}$ is the turn ratio of primary winding to secondary winding.

It is obvious in Figure 2 that the output current “$I_O$” is the average current of secondary side “$I_S$”,

$$I_o = \frac{1}{2} I_{PK} \cdot \frac{t_{Loss}}{t_{SW}}$$  \hspace{1cm} (3)

Then,

$$I_o = \frac{1}{2} I_{PK} \cdot N_{PS} \cdot \eta \cdot \frac{t_{Loss}}{t_{SW}}$$  \hspace{1cm} (4)

Always voltage of CPC pin ($V_{CPC}$) is determined by,

$$V_{CPC} = VDD \cdot \frac{t_{Loss}}{t_{SW}}$$  \hspace{1cm} (5)

Here VDD is a constant voltage generated by IC. Then,

$$V_{CPC} = \frac{2 \cdot VDD}{N_{PS} \cdot \eta \cdot I_{PK}}$$  \hspace{1cm} (6)

If $\eta$ is efficiency of power transmission from transformer primary to the output, then

$$P_o = V_o \cdot I_o = \frac{1}{2} \cdot L_p \cdot I_{PK}^2 \cdot f_{SW} \cdot \eta$$  \hspace{1cm} (7)

Where, $f_{SW}$ is the switching frequency. So,

$$f_{SW} = \frac{2 \cdot V_o}{I_o \cdot L_p \cdot I_{PK}^2 \cdot \eta}$$  \hspace{1cm} (8)

When voltage at the sense resistor reaches the reference voltage set by AP3765A, the switch will be turned off and primary current reaches its maximum value,

$$I_{PK} = \frac{V_{cs-ref}}{R_s}$$  \hspace{1cm} (9)

When the constant reference $V_{CS, REF}$ is used, the peak current $I_{PK}$ is constant. From formula (6) and (8), it is obvious that $V_{CPC}$ and $f_{SW}$ increases linearly with the output current $I_O$.

![Diagram](image.png)

Figure 3. Relationship Between $V_{CPC}$, $f_{SW}$ and $I_O$ at Constant Peak Current Mode
In AP3765A, in order to realize audio noise suppression, two-segmented of current reference voltage $V_{CS_{-}REF}$ is used. The reference is about 0.5V when $I_O \geq 42\% \cdot I_{O_{-}MAX}$ and is decreased to 0.5V/1.5 when $I_O < 42\% \cdot I_{O_{-}MAX}$, as follows in Figure 4.

![Figure 4. Relationship Between $V_{CPC}$, $f_{SW}$ and $I_O$ at Variable Peak Current Mode](image)

Then from formula (6) and (8), we can see the $V_{CPC}$ and $f_{SW}$ both has a leap at about 42% of maximum load. At the leap point, if the peak current is decreased by 1.5 times, the voltage of CPC pin at low $I_{PK}$ will be increased to 1.5 times, and the switching frequency $f_{SW}$ at low $I_{PK}$ will be increased to $1.5^2$ times. So the load range in audio is largely narrowed.

![Figure 5. Hysteresis at Conversion Between Low $I_{PK}$ and High $I_{PK}$](image)

In order to avoid unstable operation, a hysteresis is added at the conversion between low $I_{PK}$ and high $I_{PK}$. Considering the relationship between audio noise and flux density of transformer, $\Delta B \leq 2500$ gauss is better for audio noise suppression.

The low limitation of maximum switching frequency is given by audio noise suppression. And the upper limit of the AP3765A can be up to 120kHz. But this is only the limit of the IC; the finally designed maximum switching frequency is determined by the tradeoff between the efficiency, mechanical dimensions and thermal performance.
2.3 Transformer and Power Devices Design

In the design of AP3765A, constant current control function will keep a fixed proportion between on-time $t_{ON}$ and off-time $t_{OFF}$ of rectifier D1 (in Figure 1) by discharging or charging a capacitor embedded in the IC. The fixed proportion is

$$\frac{t_{ON}}{t_{OFF}} = \frac{1}{2}$$

(10)

It is assumed

$$k = \frac{2 \cdot t_{OFF}}{t_{ON}} = 4$$

(11)

Then the output constant-current value $I_O$ is

$$I_O = \frac{1}{k} \cdot I_{PKS} = \frac{1}{k} \cdot N_{PS} \cdot \eta_i \cdot I_{PK}$$

(12)

### 2.3.1 Calculate Turn Ratio of Transformer ($N_{PS}$)

The turn ratio of transformer should be designed first, which ensures the power converter operating in DCM within the whole conditions,

$$t_{SW} \geq t_{ONP} + t_{ONS}$$

(13)

As we know, if equation (13) is met at minimum input voltage and full load, it can ensure that the power converter operates in DCM in all conditions.

For the primary side current,

$$t_{ONP} = I_{PK} \cdot \frac{L_p}{V_{Indc}}$$

(14)

Where

$LP$ is the inductance of primary winding.

$V_{Indc}$ is the rectified DC voltage of input.

When $V_{Indc}$ is the minimum value, the maximum $t_{ONP}$ can be obtained. So,

$$t_{ONP,\text{MAX}} = I_{PK} \cdot \frac{L_p}{V_{Indc,\text{MIN}}}$$

(15)

For the secondary side current, $L_S$ is the inductance of secondary winding, $V_d$ is the forward voltage of secondary diode.

There is an oscillating signal on FB waveform after secondary Schottky diode current decrease to zero, which is caused by primary inductance and equivalent output capacitance of primary switch. Then some margin is added to $t_{ON}$ as

$$t_{ONS} = I_{PK} \cdot \frac{L_p}{V_S} \cdot 1.1$$

(16)

$$V_S = V_O + V_d$$

(17)

From formula (4) and formula (16), we can get

$$V_S \cdot I_O = \frac{1}{2} \cdot L_p \cdot I_{PK}^2 \cdot fsw = \frac{1}{2} \cdot \frac{L_p}{N_{PS}} \cdot (N_{PS} \cdot \eta_i)^2 \cdot fsw = \frac{1}{2} \cdot L_p \cdot I_{PK}^2 \cdot fsw \cdot \eta_i^2$$

(18)

Then,

$$t_{SW} = \frac{L_p \cdot I_{PK}^2 \cdot \eta_i^2}{2 \cdot V_S \cdot I_O} \cdot \frac{1}{k^2}$$

(19)

$I_{ONP}, t_{ONS}$ and $t_{SW}$ in (13) are replaced with (15), (16) and (19), then

$$\frac{L_p \cdot I_{PK}^2 \cdot \eta_i^2}{2 \cdot V_S \cdot I_O} \cdot \frac{1}{k^2} \geq I_{PK} \cdot \frac{L_p}{V_S} \cdot 1.1 + I_{PK} \cdot \frac{L_p}{V_{Indc,\text{MIN}}}$$

(20)

Relationship between inductance of primary side and secondary side is,

$$L_p = \frac{N_{PS}}{N_{PS}}$$

(21)

At full load, the system will work in the boundary of CC regulation. $I_O$ can be given by formula (12), the following can be obtained,

$$N_{PS} \leq N_{PS,\text{MAX}} = \frac{V_{Indc,\text{MIN}} \cdot \eta_i \cdot (k - 1.1)}{V_S \cdot \frac{1}{2}}$$

(22)

Then designed turns ratio $N_{PS}$ should be no more than $N_{PS,\text{MAX}}$ defined in formula (22).

### 2.3.2 Check Stress Voltage of Primary Side Switch and Reverse Voltage of Secondary Diode

If $N_{PS}$ is fixed by customer according to design step 2.3.1, real stress voltage of primary side switch and reverse voltage of secondary diode can be calculated.
The maximum stress voltage of primary side switch is,
\[ V_{\text{dc-switch}} = V_{\text{dc-spike}} + V_{\text{indc-max}} + \frac{V_S \cdot N_P}{N_S} \]  
(23)

Be careful that the value of \( V_{\text{dc-spike}} \) is determined by the snubber circuit design.

Maximum reverse voltage of secondary side,
\[ V_a = V_s + \frac{V_{\text{indc-max}} \cdot N_S}{N_p} \]  
(24)

For Flyback converter design, higher turns ratio \( N_{PS} \) brings higher stress voltage of primary side switch, higher transforming efficiency, and the lower reverse voltage of secondary diode. Finally, in design of turns ratio \( N_{PS} \), formula (22), (23) and (24) should be totally considered.

### 2.3.3 Calculate the Peak Current of Primary Side and Current Sensed Resistor (\( I_{PK} & R_{CS} \))

\( I_{PK} \) can be calculated by the output current.
\[ I_{PK} = \frac{k \cdot I_D}{N_{PS} \cdot \eta} \]  
(25)

In AP3765A, 0.5V is an internal reference voltage. If the sensed voltage \( V_{CS_{REF}} \) reaches 0.5V, the power switch will shut down and \( t_{ONP} \) will be ended.

So \( R_{CS} \) can be obtained by formula (9) and selected with a real value from the standard resistor series. We recommended using 1% tolerance resistors for \( R_{CS} \). After \( R_{CS} \) is selected, \( I_{PK} \) should be modified based on the selected \( R_{CS} \).

### 2.3.4 Calculate the Inductance of Primary Side—\( L_P \)

The primary side inductance \( L_P \) is relative with the stored energy. \( L_P \) should be big enough to store enough energy, so that \( P_{O\text{-MAX}} \) can be obtained from this system.

According to formula (18), the output power can be given by,
\[ P_S = V_S \cdot I_O = \frac{1}{2} \cdot L_P \cdot I_{PK}^2 \cdot f_{SW} \cdot \eta^2 \]  
(26)

Where, \( f_{SW} \) was set by the user based on definite requirement. Then, \( L_P \) can be gotten by,
\[ L_P = \frac{2 \cdot P_S}{I_{PK}^2 \cdot f_{SW} \cdot \eta^2} \]  
(27)

### 2.3.5 Calculate the Turns of Primary, Secondary and Auxiliary (\( N_{PS}, N_S, N_A \))

The turns of primary winding,
\[ N_p = \frac{L_P \cdot I_{PK}}{A_e \cdot \Delta B} \geq \frac{L_P \cdot I_{PK}}{A_e \cdot B_{max}} \]  
(28)

As \( N_{PS} \) and \( N_P \) are fixed, we can get \( N_S \) by
\[ N_S = \frac{N_P}{N_{PS}} \]  
(29)

Turns of auxiliary winding is,
\[ N_A = \frac{N_S \cdot V_a}{V_s} \]  
(30)

### 2.3.6 Check the Maximum Duty Cycle of Primary Side

After turn ratio of primary side and secondary side is designed, the maximum duty cycle of primary side at low line voltage can be calculated again.

Considering the Volt-second balance between magnetizing and de-magnetizing, the formula of duty cycle is
\[ D_{\text{max}} = \frac{(V_D + V_a) \cdot N_{PS}}{V_{\text{indc}} \cdot \eta \cdot \frac{t_{on}}{t_{sw}}} \]  
(31)

### 2.3.7 Check Reverse Voltage of Auxiliary Diode

If \( N_P \) and \( N_A \) is fixed according to design step 2.3.5, real reverse voltage of auxiliary diode can be calculated by formula (32).
\[ V_{\text{dc}} = V_a + \frac{V_{\text{indc-max}} \cdot N_A}{N_P} \]  
(32)
2.4 Feedback Resistors Design

From above Figure 6,

\[ V_o = V_{FB} \left( \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \right) \frac{N_S}{N_A} - V_D \]  (33)

\[ \frac{R_{FB1}}{R_{FB2}} = \frac{V_o + V_D}{N_S \cdot V_{FB}} - N_A = 1 \]  (34)

Through adjusting \( R_{FB1} \) and \( R_{FB2} \), a suitable output voltage can be achieved. The recommended values of \( R_{FB1} \) and \( R_{FB2} \) are within 5kΩ to 100kΩ.

2.5 Line Compensation Design

The internal line compensation function in AP3765A is shown in Figure 7. S1 is closed when the primary switch is “ON”. The line voltage can be detected from the FB pin. The detected voltage internally compensates the peak current. So the line compensation is determined by \( R_{LINE} \). In different applications, the value of \( R_{LINE} \) is different.
The negative voltage $V_N$ of FB pin (in Figure 8) is linear to line voltage. The AP3765A samples $V_N$ to realize the line compensation.

$$V_N = V_{adc} \cdot \frac{N_p}{N_a} \cdot \frac{R_{FB2}}{R_{FB1} + R_{FB2}}$$  \hspace{1cm} (35)

The compensated voltage of line compensation ($V_{CS\_LINE}$) can be calculated by the following formula,

$$V_{CS\_LINE} = V_N \cdot \frac{1}{670k} \cdot 0.8 \cdot R_{LINE}$$  \hspace{1cm} (36)

This is designed to compensate the additional voltage of $V_{CS}$ introduced by $t_{delay}$, which is the delay time of internal drivers of IC and primary side switch.

$$V_{delay} = V_{adc} \cdot \frac{t_{delay}}{L_p} \cdot R_{sz}$$  \hspace{1cm} (37)

Then $R_{LINE}$ can be adjusted to achieve excellent line regulation of output current.

$$R_{LINE} = \left( \frac{t_{delay}}{L_p} \cdot R_{sz} \right) \left( \frac{N_a}{N_p} \cdot \frac{R_{FB2}}{R_{FB1} + R_{FB2}} \cdot \frac{0.8}{670k} \right)$$  \hspace{1cm} (38)

**Design Example (for 5V/1.2A application):**

**Specification:**
- Input voltage: 85VAC to 265VAC
- Output voltage @ cable: $V_{O\_CABLE}=5V$
- Output current: $I_o=1.2A$
- Output voltage @ PCB: $V_o=5.13V$, (AWG22 Cable, Length of cable=100cm)

**Other setting by users:**
- Switching frequency: $f_{SW}=65kHz$
- Forward voltage of secondary diode: $V_d=0.4V$
- Forward voltage of auxiliary diode: $V_{da}=1.1V$
- $V_{CC}$ voltage: $V_{CC}=14V$
- Core_type: RM5 (Ae=23.7mm²), Bmax=3000GS
- $V_{dc\_spike}=50V$ (with snubber circuit)

**Design Steps:**

1) **Calculate turn ratio of transformer ($N_{PS}$)**

$$N_{PS} \leq N_{PS\_MAX} = \frac{V_{adc\_min} \cdot \eta_i \cdot \left( \frac{k}{2} \right)}{V_s} = 15.8$$  \hspace{1cm} (39)

$$V_{adc\_min} = V_{stac\_min} \cdot \sqrt{2} \cdot 40$$  \hspace{1cm} (40)

Considering some margin for Flyback PSR control, we choose $N_{PS}=15.5$.

2) **Check stress voltage of primary side switch and reverse voltage of secondary diode**

According to formulas (23) (24) and the selected $N_{PS}$, proper power devices could be chosen.

$$V_{dr\_nom} = V_{dc\_spike} + V_{stac\_max} + \frac{V_s \cdot N_p}{N_s} = 510V < 700V'$$  \hspace{1cm} (41)

$$V_{dr} = \frac{V_s \cdot N_p}{N_s} = 29V < 40V'$$  \hspace{1cm} (42)

3) **Calculate the peak current of primary side and current sense resistor ($I_{pk}$ & $R_{CS}$)**

$$I_{pk} = \frac{I_{ps} \cdot N_{PS} \cdot \eta_i}{N_{PS} \cdot \eta_i} = \frac{k \cdot I_o}{N_{PS} \cdot \eta_i} = 330mA$$  \hspace{1cm} (43)
\[ R_{CS} = \frac{V_C}{I_{pk}} = 1.5 \, \Omega \]  

(44)

4) Calculate the inductance of primary side---\( L_P \)

\[ L_P = \frac{2 \cdot V_S \cdot I_{pk}}{I_{pk} \cdot f_{SW} \cdot \eta} = 1.9 \, mH \]  

(45)

5) Calculate the turns of primary, secondary and auxiliary (\( N_P, N_S, N_A \))

\[ N_P = \frac{L_P \cdot I_{pk}}{Ae \cdot AB} \geq \frac{L_P \cdot I_{pk}}{Ae \cdot B \text{ max}} = 89.8 \, T \]  

(46)

We choose \( N_P = 93 \, T \)

\[ N_S = \frac{N_P}{N_{PS}} = 6 \, T \]  

(47)

\[ N_A = \frac{N_S \cdot V_A}{V_S} = 16 \, T \]  

(48)

6) Check the maximum duty cycle of primary side

The maximum duty cycle of primary side is calculated as following:

\[ D = \frac{(V_O + V_d) \cdot N_{PS} \cdot 0.4}{V_{\text{indc}} \cdot \eta} = 0.49 \]  

(49)

7) Check reverse voltage of auxiliary diode

\[ V_{adr} = V_d + \frac{V_{\text{indc max}} \cdot N_A}{N_P} = 79V \]  

(50)

8) Feedback Resistors

\[ \frac{R_{FB1}}{R_{FB2}} = \frac{V_O + V_d}{N_S \cdot V_FB} \cdot N_A - 1 = 2.56 \]  

(51)

\[ R_{FB1} = 24.9k \, \Omega, \quad R_{FB2} = 9.85k \, \Omega \]

9) Line Compensation Resistors

\[ R_{\text{LINE}} = \left( \frac{I_{delay}}{L_p} \cdot R_c \right) \left( N_A \cdot \frac{R_{FB2}}{R_{FB1} + R_{FB2}} \cdot 0.8 \right) = 3.4k \, \Omega \]  

(52)

Where \( V_{O,\text{NE}} = 5V \). Therefore, the output voltage at cable terminal at full load is a little higher than the voltage at no load.

**Design Results Summary:**

<table>
<thead>
<tr>
<th>1. Maximum peak current of primary side and ( R_{CS} )</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{pk} )</td>
<td>330 mA</td>
</tr>
<tr>
<td>( R_{CS} )</td>
<td>1.5 ( \Omega )</td>
</tr>
</tbody>
</table>

**2. Transformer**

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_P )</td>
<td>1.90 ( mH )</td>
</tr>
<tr>
<td>( N_{PS} )</td>
<td>15.5</td>
</tr>
<tr>
<td>( N_P )</td>
<td>93 ( T )</td>
</tr>
<tr>
<td>( N_S )</td>
<td>6 ( T )</td>
</tr>
<tr>
<td>( N_A )</td>
<td>16 ( T )</td>
</tr>
<tr>
<td>( D_{MAX} )</td>
<td>0.49</td>
</tr>
</tbody>
</table>

**3. Primary power switch and diode**

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{ds, \text{switch}} )</td>
<td>510 ( V )</td>
</tr>
<tr>
<td>( V_{dr} )</td>
<td>29 ( V )</td>
</tr>
<tr>
<td>( V_{dar} )</td>
<td>79 ( V )</td>
</tr>
</tbody>
</table>

**4. Voltage feedback resistors**

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{FB1} )</td>
<td>24.9k ( \Omega )</td>
</tr>
<tr>
<td>( R_{FB2} )</td>
<td>9.85k ( \Omega )</td>
</tr>
</tbody>
</table>

**5. Line compensation resistor**

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{\text{LINE}} )</td>
<td>3.4k ( \Omega )</td>
</tr>
</tbody>
</table>
3. Summary
In order to get good performance of AP3765A, it is important to correctly design standby power, switching frequency, transformer parameters, feedback resistance and line compensation resistance. This application note only gives a preliminary design guideline about these aspects and considers ideal conditions, so some parameters need to be adjusted slightly on the basis of the calculated results.

4. Application of AP3765A with AP4340

In Primary Side Regulation of AP3765A application, if AP4340 is used at secondary side as the output voltage regulator, excellent dynamic response and low standby power can be achieved. When detecting the output voltage lower than a certain level, the AP4340 outputs periodical signals which will be coupled to auxiliary side and detected by AP3765A. By fast response and cooperation, AP4340 and AP3765A can effectively improve the transient performance for Primary Side Regulation power system. Besides, dummy load is not needed at secondary side and as a result standby power will be decreased. For more detailed operating principles, please refer to Application Note of AP4340 (Application Note 1078_BCD).