1. Introduction

The AP3775 is an innovative Sub-5mW standby power solution from BCD semiconductor. Combined with the AP4341, the AP3775 power solution can achieve the less 5mW standby power, tight constant voltage regulation and good dynamic performance.

The AP3775 is designed for driving bipolar transistor in Flyback converter, which uses Pulse Frequency Modulation (PFM) method to realize Discontinuous Conduction Mode (DCM) operation for Flyback power supplies.

The AP3775 can provide accurate constant voltage (CV), constant current (CC) regulation with Primary Side Regulation (PSR) structure. It uses internal line compensation and cable compensation to reduce the number of external system components. Fixed cable compensation is used in different IC versions to adapt the different voltage drop on output cable and good CV regulation is achieved. Besides, audio noise is reduced by the creative audio suppression technique.

As to BCD zero Watt standby power solution, there is a secondary controller the AP4341 (IC2) to keep the light load voltage regulation and improve dynamic performance.

The AP3775 solution can apply into 5.0V output voltage Charger/Adapter system which has ultra low standby power requirement.

Figure 1 is the typical application circuit of the AP3775, which is a conventional Flyback converter with a 3-winding transformer—primary winding (Np), secondary winding (Ns) and auxiliary winding (Na). The auxiliary winding is used for providing Vcc supply voltage for IC and sensing the output voltage feedback signal to FB pin.

Figure 2 shows the typical waveforms which demonstrate the basic operating principle of AP3775 application. And the parameters are defined as following.

- Idrv---The driving signal of primary power switch
- Ip---The primary side current
- Is---The secondary side current
- Ipk---Peak value of primary side current
**IPKS** --- Peak value of secondary side current  
**VSEC** --- The transient voltage at secondary winding  
**VS** --- The stable voltage at secondary winding when rectification diode is in conducting status, which equals the sum of output voltage **VOUT** and the forward voltage drop of diode  
**VAUX** --- The transient voltage at auxiliary winding  
**VA** --- The stable voltage at auxiliary winding when rectification diode is in conducting status, which equals the sum of voltage **VCC** and the forward voltage drop of auxiliary diode  
**tSW** --- The period of switching frequency  
**tONP** --- The conduction time when primary side switch is “ON”  
**tONS** --- The conduction time when secondary side diode is “ON”  
**tOFF** --- The dead time when neither primary side switch nor secondary side diode is “ON”  
**tOFFS** --- The time when secondary side diode is “OFF”

---

**Figure 2. Operation Waveforms of Flyback PSR Control System**

**LL Mode Operation at Light Load**

At no load and light load, the AP3775 works in Low Light mode (LL mode) and the output voltage is detected by AP4341. In order to achieve ultra low standby power, in LL mode, the static current (**I_CCNL**) of the AP3775 is reduced from 250µA to 100µA, current reference **V_CS** is high to reduce switching frequency.

- The conditions of exiting LL mode --- **V_CPC** ≥ 90mV or **tOFF** < **tDELAY** + 30µs.
- The conditions of entering LL mode --- **V_CPC** < 60mV and **tOFF** ≥ **tDELAY** + 30µs.

In LL mode, when the AP4341 detects the output voltage is lower than its trigger voltage, the AP4341 OUT pin emits a periodical pulse current. This pulse current will generate a pulse voltage on feedback winding through the transformer coupling. When the AP3775 detects this **V_PULSE** (>100mV is valid), primary switch immediately turns on to provide one energy pulse to supply output terminal and primary **VCC**.

To achieve low standby power, the lower switching frequency is necessary. But if the off time is too long, the **VCC** voltage will reduce to very low level. To avoid **VCC** being lower than UVLO, a minimum switching frequency is specified by the AP4341 (**tDIS**). If **V_O** can’t be lower than trigger voltage within **tDIS**, AP4341 OUT pin will emit the periodical pulse current and let the primary switch turn on.
No Load Operation Mode 1
When the transferred energy of one switching pulse can charge the output voltage \( V_O \geq V_{DIS} \), the AP4341 will enable a 1mA current to discharge the output voltage, and the power system switching period will be the discharge time of the AP4341. Because the discharge current at no load is very small, the output voltage decreases from \( V_{DIS} \) to \( V_{TRI} \) very slowly. As the above mentioned, if \( V_O \) doesn’t decrease to \( V_{TRI} \) within \( T_{DIS} \), the primary switch will turn on again. The detailed operation waveform is shown in Figure 3.

No Load Operation Mode 2
When the transferred energy of one switching pulse can’t charge the output voltage \( V_O \geq V_{DIS} \), then the 1mA discharge current will not be enabled. The output voltage will be discharge to be lower than the trigger voltage of the AP4341 within the discharge time. That means the off time will be smaller than the discharge time \( t_{DIS} \) of the AP4341, as shown in Figure 4.

Dynamic Response Function_Undershoot
When output load changes from light load to heavy load, the output voltage will decrease. Once the AP4341 detects \( V_O \) is lower than \( V_{TRI} \), a pulse current \( I_{PULSE} \) will generate. And \( V_{PULSE} \) is generated on feedback winding through the transformer coupling due to \( I_{PULSE} \). When the AP3775 detects \( V_{PULSE} \) (>90mV is valid), primary switch is “ON”. \( V_{PULSE} \) will be valid again after a delay time \( t_D \), which is determined by the AP3775.

Figure 3. No Load Operation Waveforms Mode 1

Figure 4. No Load Operation Waveforms Mode 2

Figure 5. Undershoot Response Waveform
Dynamic Response Function _Overshoot

When output load changes from heavy load to light load, the output voltage will rise. When the AP4341 detects \( V_o \) is higher than \( V_{OVP} \), and the off time of the AP3775 \( (t_{OFF}) \) is longer than 2ms, a 60mA discharge current will be enabled from VCC pin of the AP4341. Thus the output voltage will fall fast. Once the voltage is lower than \( V_{OVP} \), the 60mA discharge current will stop. Then output voltage falls slowly. When \( t_{OFF} \geq 80\text{ms} \) and \( V_o \geq V_{DIS} \), 1mA is used to discharge the output voltage.

![Figure 6. Overshoot Response Waveform](image)

2. Guideline of System Design

1. Low Standby Power Design
2. Switching Frequency Design
3. Transformer and Power Devices Design
4. Feedback Resistors Design
5. Line Compensation Design
6. Cable Compensation Design

2.1 Low Standby Power Design

In order to achieve low standby power, the AP3775 decreases the minimum operating frequency and operating current \( I_{CC_{NL}} \). The power loss of the AP3775 is,

\[
P_{UL} = V_{CC} \times I_{CC_{NL}}
\]

(1)

Generally, the resistor startup circuit takes the considerable power loss at no load condition since of the lower startup resistance to guarantee the shorter startup time. The AP3775 solution uses the innovative zero power dissipation startup circuit. The AP3775 uses BJT Q1’s current amplifying function, which the startup current will be amplified to over ten times, so that the startup resistors R3+R4 value can be increased to high enough. The loss of startup resistors is,

\[
P_{STRT} = (V_{indc_{nor}} - V_{TH_{ST}})^2/(R3 + R4)
\]

(2)

Where \( V_{TH_{ST}} \) is the Startup Threshold of \( V_{CC} \), \( V_{indc_{nor}} \) is the rectified DC voltage from the nominal AC input voltage.

The AP4341 (IC2) is used to detect the output voltage and decide the no load operating frequency. Thus, the output voltage regulation will keep within \( \pm5\% \) at the whole of line and load condition. The power loss of this secondary controller is,

\[
P_{U2} = V_o \times I_{IC2}
\]

(3)

Where \( V_o \) is output voltage and is used as the supplier of the AP4341; \( I_{IC2} \) is operating current of the AP4341.

2.2 Switching Frequency Design

As we know, in DCM Flyback converter, the stored energy of primary side will be transferred to secondary side at the time when the primary switch is turned off. And assume the current transfer efficiency from primary to secondary is \( \eta \), then

\[
I_{PKS} = I_{PS} \cdot N_{PS} \cdot \eta
\]

(4)

Here, \( N_{PS} \) is the turn ratio of primary winding to secondary winding.

It is obvious that the output current \( I_O \) is the average current of secondary side \( I_s \),

\[
I_o = \frac{1}{2} I_{PKS} \cdot \frac{t_{ONs}}{t_{SW}}
\]

(5)
Then,

\[ I_o = \frac{1}{2} I_{pk} \cdot N_{ps} \cdot \eta_t \cdot \frac{t_{oss}}{f_{sw}} \]  \hspace{1cm} (6)

Always voltage of CPC pin \( V_{CPC} \) is determined by,

\[ V_{CPC} = \frac{V_{DD} \cdot t_{oss}}{f_{sw}} \]  \hspace{1cm} (7)

Here \( V_{DD} \) is a constant voltage generated by IC. Then,

\[ \frac{V_{CPC}}{I_o} = \frac{2 \cdot V_{DD}}{N_{ps} \cdot \eta_t \cdot I_{pk}} \]  \hspace{1cm} (8)

If \( \eta_t \) is efficiency of power transmission from transformer primary to the output, then

\[ \eta = \frac{2 \cdot V_{DD}}{L_p \cdot I_{pk}^2 \cdot \eta_t} \]  \hspace{1cm} (9)

Where, \( f_{sw} \) is the switching frequency. So,

\[ \frac{f_{sw}}{I_o} = \frac{2 \cdot V_{DD}}{L_p \cdot I_{pk}^2 \cdot \eta_t} \]  \hspace{1cm} (10)

When voltage at the sense resistor reaches the reference voltage set by the AP3775, the switch will be turned off and primary current reaches its maximum value,

\[ I_{pk} = \frac{V_{cs,ref}}{R_{cs}} \]  \hspace{1cm} (11)

When the constant reference \( V_{CS,REF} \) is used, the peak current \( I_{pk} \) is constant. From formula (8) and (10), it is obvious that \( V_{CPC} \) and \( f_{sw} \) increase linearly with the output current \( I_o \).

![Figure 7. Relationship between \( V_{CPC} \), \( f_{sw} \) and \( I_o \) at Constant Peak Current Mode](image)

In the AP3775, in order to realize audio noise suppression, two-segmented of current reference voltage \( V_{CS,REF} \) is used except LL mode. The reference is about 0.45V when \( I_o > 42\% \cdot I_{O,MAX} \) and is decreased to 0.45V/1.5 when \( I_o < 42\% \cdot I_{O,MAX} \), as follows in Figure 8.
Figure 8. Relationship between $V_{CPC}$, $f_{SW}$ and $I_0$ at Variable Peak Current Mode

Then from formula (8) and (10), we can see the $V_{CPC}$ and $f_{SW}$ both has a leap at about 42% of maximum load. At the leap point, if the peak current is decreased by 1.5 times, the voltage of CPC pin at low $I_{PK}$ will be increased to 1.5 times, and the switching frequency $f_{SW}$ at low $I_{PK}$ will be increased to $1.5^2$ times. So the load range in audio is largely narrowed.

Figure 9. Hysteresis at Conversion between Low $I_{PK}$ and High $I_{PK}$

In order to avoid unstable operation, a hysteresis is added at the conversion between low $I_{PK}$ and high $I_{PK}$. Considering the relationship between audio noise and flux density of transformer, $\delta B \leq 2500$ gauss is better for audio noise suppression.

The low limitation of maximum switching frequency is given by audio noise suppression. And the upper limit of the AP3775 can be up to $120\text{kHz}$. But this is only the limit of the IC; the finally designed maximum switching frequency is determined by the tradeoff between the efficiency, mechanical dimensions and thermal performance.
2.3 Transformer and Power Devices Design

In the design of AP3775, constant current control function will keep a fixed proportion between on-time \( t_{\text{ONS}} \) and off-time \( t_{\text{OFFS}} \) of rectifier D1 (in Figure 1) by discharging or charging a capacitor embedded in the IC. The fixed proportion is,

\[
\frac{t_{\text{ONS}}}{t_{\text{OFFS}}} = \frac{4}{9}
\]  
(12)

It is assumed,

\[
k = \frac{2 \cdot t_{\text{OFFS}}}{t_{\text{ONS}}} = 4.5
\]  
(13)

Then the output constant-current value \( I_0 \) is,

\[
I_0 = \frac{1}{k} \cdot I_{\text{PKS}} = \frac{1}{k} \cdot N_{\text{PS}} \cdot \eta_i \cdot I_{\text{PK}}
\]  
(14)

2.3.1 Calculate Turn Ratio of Transformer (NPS)

The turn ratio of transformer should be designed first, which ensures the power converter operating in DCM within the whole conditions,

\[
t_{\text{SW}} \geq t_{\text{ONP}} + t_{\text{ONS}}
\]  
(15)

As we know, if equation (13) is met at minimum input voltage and full load, it can ensure that the power converter operates in DCM in all conditions.

For the primary side current,

\[
t_{\text{ONP}} = I_{\text{pk}} \cdot \frac{L_p}{V_{\text{indc}}}
\]  
(16)

Where \( L_p \) is the inductance of primary winding.

\( V_{\text{indc}} \) is the rectified DC voltage of input.

When \( V_{\text{indc}} \) is the minimum value, the maximum \( t_{\text{ONP}} \) can be obtained. So,

\[
t_{\text{ONP,MAX}} = I_{\text{pk}} \cdot \frac{L_p}{V_{\text{indc, min}}}
\]  
(17)

For the secondary side current, \( L_s \) is the inductance of secondary winding, \( V_d \) is the forward voltage of secondary diode.

There is an oscillating signal on FB waveform after secondary Schottky diode current decrease to zero, which is caused by primary inductance and equivalent output capacitance of primary switch. Then some margin is added to \( t_{\text{ONS}} \) as,

\[
t_{\text{ONS}} = I_{\text{PKS}} \cdot \frac{L_s}{V_s} \cdot 1.1
\]  
(18)

\[
V_s = V_o + V_d
\]  
(19)

From formula (4) and formula (14), we can get,

\[
V_s \cdot I_0 = \frac{1}{2} \cdot L_s \cdot I_{\text{PKS}}^2 \cdot f_{\text{SW}} = \frac{1}{2} \cdot \frac{L_p}{N_{\text{PS}}} \cdot (I_{\text{PKS}} \cdot N_{\text{PS}} \cdot \eta_i)^2 \cdot f_{\text{SW}}
\]

\[
= \frac{1}{2} \cdot L_p \cdot I_{\text{PKS}}^2 \cdot f_{\text{SW}} \cdot \eta_i^2
\]  
(20)

Then,

\[
t_{\text{SW}} = \frac{L_p \cdot I_{\text{PKS}}^2 \cdot \eta_i^2}{2 \cdot V_s \cdot I_0}
\]  
(21)

\( t_{\text{ONP}}, t_{\text{ONS}} \) and \( t_{\text{SW}} \) in (15) are replaced with (16), (18) and (21), then

\[
\frac{L_p \cdot I_{\text{PKS}}^2 \cdot \eta_i^2}{2 \cdot V_s \cdot I_0} \geq I_{\text{PKS}} \cdot \frac{L_p}{V_r} \cdot 1.1 + I_{\text{PKS}} \cdot \frac{L_p}{V_{\text{indc, min}}}
\]  
(22)

Relationship between inductance of primary side and secondary side is,

\[
L_r = \frac{L_p}{N_{\text{PS}}^2}
\]  
(23)

At full load, the system will work in the boundary of CC regulation. \( I_0 \) can be given by formula (14), the following can be obtained,

\[
N_{\text{PS}} \leq N_{\text{PS,MAX}} = \frac{V_{\text{indc, min}} \cdot \eta_i \cdot (k \cdot 1.1)}{V_s} \]

Then designed turns ratio \( N_{\text{PS}} \) should be no more than \( N_{\text{PS,MAX}} \) defined in formula (24).

2.3.2 Check stress voltage of primary side switch and reverse voltage of secondary diode

If \( N_{\text{PS}} \) is fixed by customer according in design step 2.3.1, real stress voltage of primary side switch and reverse voltage of secondary diode can be calculated.
The maximum stress voltage of primary side switch is,

\[ V_{dc\_switch} = V_{dc\_spike} + V_{indc\_max} + \frac{V_S \cdot N_P}{N_S} \]  

(25)

Be careful that the value of \( V_{dc\_spike} \) is determined by the snubber circuit design.

Maximum reverse voltage of secondary side,

\[ V_{dc} = V_S + \frac{V_{indc\_max} \cdot N_S}{N_P} \]  

(26)

For Flyback converter design, higher turns ratio \( N_{PS} \) brings higher stress voltage of primary side switch, higher transforming efficiency, and the lower reverse voltage of secondary diode. Finally, in design of turns ratio \( N_{PS} \) and \( N_{PA} \), formula (24), (25), (26), should be totally considered.

2.3.3 Calculate the peak current of primary side and current sensed resistor (\( I_{PK} \& R_{CS} \))

\( I_{PK} \) can be calculated by the output current.

\[ I_{PK} = \frac{k \cdot I_O}{N_{PS} \cdot \eta} \]  

(27)

In the AP3775, 0.45V is an internal reference voltage. If the sensed voltage \( V_{CS\_REF} \) reaches 0.45V, the power switch will shut down and \( t_{ONP} \) will be ended.

\[ R_{CS} = \frac{V_{CS\_REF}}{I_{PK}} \]  

(28)

So \( R_{CS} \) can be obtained and selected with a real value from the standard resistor series. We recommended using 1% tolerance resistors for \( R_{CS} \). After \( R_{CS} \) is selected, \( I_{PK} \) should be modified based on the selected \( R_{CS} \).

2.3.4 Calculate the inductance of primary side---\( L_P \)

The primary side inductance \( L_P \) is relative with the stored energy. \( L_P \) should be big enough to store enough energy, so that \( P_{O\_MAX} \) can be obtained from this system.

According to formula (20), the output power can be given by,

\[ P_S = V_S \cdot I_O = \frac{1}{2} \cdot L_P \cdot I_{PK}^2 \cdot f_{SW} \cdot \eta_i^2 \]  

(29)

Where, \( f_{SW} \) was set by the user based on definite requirement. Then, \( L_P \) can be gotten by,

\[ L_P = \frac{2 \cdot P_L}{f_{PK}^2 \cdot f_{SW} \cdot \frac{1}{\eta_i^2}} \]  

(30)

2.3.5 Calculate the turns of primary, secondary and auxiliary \( (N_P, N_S, N_A) \)

The turns of primary winding,

\[ N_P = \frac{L_P \cdot I_{PK}}{Ae \cdot \Delta B} \geq \frac{L_P \cdot I_{PK}}{Ae \cdot B_{max}} \]  

(31)

As \( N_{PS} \) and \( N_P \) are fixed, we can get \( N_S \) by,

\[ N_S = \frac{N_P}{N_{PS}} \]  

(32)

Turns of auxiliary winding is,

\[ N_A = \frac{N_S \cdot V_A}{V_S} \]  

(33)

2.3.6 Check the maximum duty cycle of primary side

After turn ratio of primary side and secondary side is designed, the maximum duty cycle of primary side at low line voltage can be calculated again.

Considering the Volt-second balance between magnetizing and de-magnetizing, the formula of duty cycle is,

\[ D_{\text{max}} = \left( \frac{V_O + V_P}{V_{indc} \cdot \eta} \right) \cdot \frac{t_{sw}}{t_{on}} \]  

(34)

2.3.7 Check reverse voltage of auxiliary diode

If \( N_P \) and \( N_A \) are fixed according in design step 2.3.5, real reverse voltage of auxiliary diode can be calculated by formulas (26).
2.4 Feedback Resistors Design

From above Figure 10,

\[ V_o = V_f \cdot \frac{(R_{FB1} + R_{FB2})}{R_{FB2}} \cdot \frac{N_S}{N_A} - V_D \]  

\[ R_{FB1} = \frac{V_o + V_D}{N_S \cdot V_f} \cdot N_A - 1 \]  

Through adjusting \( R_{FB1} \) and \( R_{FB2} \), a suitable output voltage can be achieved. The recommended values of \( R_{FB1} \) and \( R_{FB2} \) are within 5k\( \Omega \) to 100k\( \Omega \).

2.5 Line Compensation Design

The internal line compensation function in the AP3775 is shown in Figure 11. S1 is closed when the primary switch is “ON”. The line voltage can be detected from the FB pin. The detected voltage internally compensates the peak current. So the line compensation is determined by \( R_{LINE} \). In different applications, the value of \( R_{LINE} \) is different.
The negative voltage $V_N$ of FB pin (in Figure 12) is linear to line voltage. The AP3775 samples $V_N$ to realize the line compensation.

$$V_N = V_{indc} \cdot \frac{N_A}{N_P} \cdot \frac{R_{FB2}}{R_{FB1} + R_{FB2}}$$  \hspace{1cm} (37)

The compensated voltage of line compensation ($V_{CS\_LINE}$) can be calculated by the following formula,

$$V_{CS\_LINE} = V_{w\_DC} \cdot \frac{N_A}{N_P} \cdot \frac{R_{FB2}}{R_{FB1} + R_{FB2}} \cdot g_m \cdot R_{LINE}$$  \hspace{1cm} (38)

This is designed to compensate the additional voltage of $V_{CS}$ introduced by $t_{delay}$, which is the delay time of internal drivers of IC and primary side switch.

$$V_{\Delta\delta} = V_{\delta_{\text{delay}}} \cdot \frac{t_{delay}}{L_p} \cdot R_{\delta}$$  \hspace{1cm} (39)

Then $R_{\text{LINE}}$ can be adjusted to achieve excellent line regulation of output current.

$$R_{\text{LINE}} = (\frac{t_{\delta_{\text{delay}}}}{L_p} \cdot R_{\delta} \cdot f(\frac{N_A}{N_P} \cdot \frac{R_{FB2}}{R_{FB1} + R_{FB2}} \cdot g_m))$$  \hspace{1cm} (40)

### 2.6 Cable Compensation Design

Two versions of IC are designed to meet different requirement for cable voltage compensation. As we know, an increase voltage at $V_{FB}$ ($\Delta V_{FB\_CABLE}$) will introduce an increase voltage at $V_{OUT}$ ($\Delta V_{OUT\_CABLE}$), which is a linear function of the output load ($I_{OUT}$). Then in application of the AP3775, CPC pin detects the load information and a corresponding delta voltage is added to $V_{FB}$ to compensate the voltage drop at output cable.

As defined in datasheet below, for example, in the AP3775, there is a total voltage increase of 6% at $V_{FB}$ when the output is at full load ($I_{OUT\_MAX}$). And if the output is at 10%*$I_{OUT\_MAX}$, the increase voltage of $V_{FB}$ is 0.6%. Proper version of IC can be chosen according to the resistance of the output cable.

<table>
<thead>
<tr>
<th>CABLE COMPENSATION SECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cable</td>
</tr>
<tr>
<td>AP3775</td>
</tr>
<tr>
<td>AP3775B</td>
</tr>
</tbody>
</table>

Assume,

$$\Delta V_{FB\_CABLE} = \frac{\Delta V_{FB\_CABLE}}{V_{FB}}$$  \hspace{1cm} (41)

Then from Figure 8,

$$\Delta V_{OUT\_CABLE} = \Delta V_{FB\_CABLE} \cdot V_{FB} \cdot \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \cdot \frac{N_A}{N_X} = I_{OUT\_MAX} \cdot R_{CABLE}$$  \hspace{1cm} (42)

Then after $\Delta V_{FB\_CABLE}$% is calculated, proper version of the AP3775 can be chosen accordingly.

$$\Delta V_{FB\_CABLE} = I_{OUT\_MAX} \cdot R_{CABLE} \cdot (V_{FB} \cdot \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \cdot \frac{N_X}{N_A})$$  \hspace{1cm} (43)

### Design Example (for 5V/1.2A application):

Specification:
Input voltage: 85V$_{AC}$ to 265V$_{AC}$
Output voltage @ cable: $V_{O\_CABLE}$=5V
Output current: $I_0$=1.2A
Output voltage @ PCB: $V_0$=5.13V, (AWG26 Cable, Length of Cable=100cm, $R_{CABLE}$=0.267Ω)
Other settings by users:
Switching frequency: $f_{SW} = 65\text{kHz}$
Forward voltage of secondary diode: $V_d = 0.4\text{V}$
Forward voltage of auxiliary diode: $V_{da} = 1.1\text{V}$
$V_{CC}$ voltage: $V_{CC} = 14\text{V}$
Core type: RM5 ($A_o = 23.7\text{mm}^2$), $B_{MAX} < 3000\text{GS}$
$V_{dc\_spike} = 50\text{V}$ (with snubber circuit)

**Design Steps:**

1) **Calculate Turn Ratio of Transformer (NPs)**

$$N_{PS} \leq N_{PS\_MAX} = \frac{V_{indc\_min} \cdot \eta_i}{V_s} \left( \frac{k}{2} - 1.1 \right) = 15.8$$  \hspace{1cm} (44)

$$V_{indc\_min} = V_{mac\_min} \cdot \sqrt{2} - 40$$  \hspace{1cm} (45)

Considering some margin for Flyback PSR control, we choose $N_{PS} = 15$.

2) **Check stress voltage of primary side switch and reverse voltage of secondary diode.**

According to formulas (25), (26) and the selected $N_{PS}$, proper power devices could be chosen.

$$V_{ds\_peak} = V_{dc\_spike} + V_{indc\_max} \cdot \frac{V_S \cdot N_P}{N_S} = 505\text{V} < 700\text{V}$$  \hspace{1cm} (46)

$$V_d = V_s + \frac{V_{indc\_max} \cdot N_S}{N_P} = 30\text{V} < 40\text{V}$$  \hspace{1cm} (47)

3) **Calculate the peak current of primary side and current sense resistor (IpK & Rcs)**

$$I_{pk} = \frac{I_{pk}}{N \cdot \eta_i} = k \cdot I_o \approx 380\text{mA}$$  \hspace{1cm} (48)

$$R_{cs} = \frac{V_C}{I_{pk}} \approx 1.2\text{Ω}$$  \hspace{1cm} (49)

4) **Calculate the inductance of primary side---Lp**

$$L_p = \frac{2 \cdot V_s \cdot I_o}{I_{pk} \cdot f_{SW} \cdot \eta_i} = 1.5\text{mH}$$  \hspace{1cm} (50)

5) **Calculate the turns of primary, secondary and auxiliary (Np, Ns, Na)**

$$N_p = \frac{L_p \cdot I_{pk}}{A_o \cdot AB} \geq \frac{L_p \cdot I_{pk}}{A_o \cdot B_{MAX}} = 65T$$  \hspace{1cm} (51)

We choose $N_p = 90T$

$$N_s = \frac{N_p \cdot V_s}{V_S} = 6T$$  \hspace{1cm} (52)

$$N_A = \frac{N_p \cdot V_s}{V_s} = 16T$$  \hspace{1cm} (53)

6) **Check the maximum duty cycle of primary side**

The maximum duty cycle of primary side is calculated as following,

$$D = \frac{V_o + V_d}{V_{indc\_peak} \cdot \eta_i} = 0.43$$  \hspace{1cm} (54)

7) **Check reverse voltage of auxiliary diode**

$$V_{dA} = V_A + \frac{V_{indc\_max} \cdot N_A}{N_P} = 80\text{V}$$  \hspace{1cm} (55)

8) **Feedback Resistors**

$$\frac{R_{FB1}}{R_{FB2}} = V_o \cdot \frac{V_s \cdot V_I}{N_S \cdot V_{FB}} - N_A - 1 = 2.98$$

$R_{FB1} = 29.8\text{kΩ}$, $R_{FB2} = 10\text{kΩ}$

9) **Line Compensation Resistors**

$$\frac{R_{LINE}}{R_{FB}} = \frac{I_{delay}}{L_p} \cdot \frac{R_o}{(N_A - 1) \cdot (\frac{R_{FB1}}{R_{FB2}} + \frac{R_o}{N_S})} = 6.3k\text{Ω}$$  \hspace{1cm} (57)

10) **Cable Compensation Choice**

$V_{FB} = 3.7\text{V}$, the same in two versions of the AP3775. Then,

$$V_{FB\%} = I_o \cdot \frac{R_{CABLE}}{(V_f \cdot \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \cdot R_{FB2}) \cdot \frac{N_S}{N_A}} = 5.8\%$$  \hspace{1cm} (58)

According to datasheet information, the AP3775 is a better choice.

$$V_{O\_NL} = V_o \cdot \% \cdot \frac{R_{CABLE}}{(V_f \cdot \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \cdot R_{FB2}) \cdot \frac{N_S}{N_A}} - I_o \cdot \% \cdot R_{CABLE} = 5.0\text{V}$$

Where $V_{O\_NL} = 5\text{V}$. Therefore, the output voltage at cable terminal at full load is a little higher than the voltage at light load.
Design Results Summary

<table>
<thead>
<tr>
<th>1. Maximum peak current of primary side and $R_{CS}$</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{PK}$</td>
<td>380</td>
<td>mA</td>
</tr>
<tr>
<td>$R_{CS}$</td>
<td>1.2</td>
<td>Ω</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2. Transformer</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_P$</td>
<td>1.5</td>
<td>mH</td>
</tr>
<tr>
<td>$N_{PS}$</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>$N_P$</td>
<td>90</td>
<td>T</td>
</tr>
<tr>
<td>$N_S$</td>
<td>6</td>
<td>T</td>
</tr>
<tr>
<td>$N_A$</td>
<td>16</td>
<td>T</td>
</tr>
<tr>
<td>$D_{MAX}$</td>
<td>0.43</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>3. Primary power switch and diode</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{ds_switch}$</td>
<td>505</td>
<td>V</td>
</tr>
<tr>
<td>$V_{dr}$</td>
<td>30</td>
<td>V</td>
</tr>
<tr>
<td>$V_{dar}$</td>
<td>80</td>
<td>V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4. Voltage feedback resistors</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{FB1}$</td>
<td>28.9k</td>
<td>Ω</td>
</tr>
<tr>
<td>$R_{FB2}$</td>
<td>10k</td>
<td>Ω</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>5. Line compensation resistor</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{LINE}$</td>
<td>6.3k</td>
<td>Ω</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>6. Cable Compensation</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>IC version</td>
<td>AP3775</td>
<td></td>
</tr>
<tr>
<td>$V_{O_NL}$</td>
<td>5</td>
<td>V</td>
</tr>
<tr>
<td>$V_{O_FL}$</td>
<td>5.01</td>
<td>V</td>
</tr>
</tbody>
</table>

3. Summary

In order to get good performance of the AP3775, it is important to correctly design standby power, switching frequency, transformer parameters, feedback resistance and line compensation resistance. This application note only gives a preliminary design guideline about these aspects and considers ideal conditions, so some parameters need to be adjusted slightly on the basis of the calculated results.
4. Application of AP3775 with AP4341

In Primary Side Regulation of the AP3775 application, the AP4341 must be used at secondary side as the output voltage regulator at light load, excellent dynamic response and low standby power can be achieved. When detecting the output voltage lower than a certain level, AP4341 outputs periodical signals which will be coupled to auxiliary side and detected by the AP3775, and the AP3775 will begin an operating pulse, then the output voltage will rise. By fast response and cooperation, the AP4341 and AP3775 can maintain a constant output voltage with very low operating frequency at light load and also can effectively improve the transient performance for Primary Side Regulation power system. Beside, dummy load is not needed at secondary side and as a result standby power will be decreased.