1. Introduction

The AP3772 uses Pulse Frequency Modulation (PFM) method to realize Discontinuous Conduction Mode (DCM) operation for Flyback power supplies. The operating principle of PFM is different with Pulse Width Modulation (PWM), so the design of transformer is also different.

The AP3772 can provide accurate constant voltage (CV), constant current (CC) regulation with Primary Side Regulation (PSR) structure. It uses internal line compensation and cable compensation to reduce the number of external system components. Fixed cable compensation is used in different IC versions to adapt the different voltage drop on output cable and good CV regulation is achieved. Besides, audio noise is reduced by the creative audio suppression technique.

The AP3772 is designed for driving bipolar transistor in Flyback converter, with more driving current of about 40mA. With system parameters properly designed, AP3772 can achieve standby power less than 150mW.

![Figure 1. Typical Application Circuit of AP3772](image)

Figure 1 is the typical application circuit of AP3772, which is a conventional Flyback converter with a 3-winding transformer---primary winding (N_p), secondary winding (N_s) and auxiliary winding (N_a). The auxiliary winding is used for providing V_CC supply voltage for IC and sensing the output voltage feedback signal to FB pin.

Figure 2 shows the typical waveforms which demonstrate the basic operating principle of AP3772 application. And the parameters are defined as following.

- \( V_{dr} \)---The driving signal of primary power switch
- \( I_p \)---The primary side current
- \( I_s \)---The secondary side current
- \( I_{pk} \)---Peak value of primary side current
- \( I_{pkS} \)---Peak value of secondary side current
- \( V_{sec} \)---The transient voltage at secondary winding
- \( V_S \)---The stable voltage at secondary winding when
rectification diode is in conducting status, which equals the sum of output voltage $V_{OUT}$ and the forward voltage drop of diode $V_{AUX}$ --- The transient voltage at auxiliary winding $V_A$ --- The stable voltage at auxiliary winding when rectification diode is in conducting status, which equals the sum of voltage $V_{CC}$ and the forward voltage drop of auxiliary diode

$t_{SW}$ --- The period of switching frequency

$t_{ONP}$ --- The conduction time when primary side switch is “ON”

$t_{ONS}$ --- The conduction time when secondary side diode is “ON”

$t_{OFF}$ --- The dead time when neither primary side switch nor secondary side diode is “ON”

$t_{OFFS}$ --- The time when secondary side diode is “OFF”

![Waveforms](image)

Figure 2. Operation Waveforms of Flyback PSR Control System

2. Guideline of System Design

1. Low Standby Power Design
2. Switching Frequency Design
3. Transformer and Power Devices Design
4. Feedback Resistors Design
5. Line Compensation Design
6. Cable Compensation Design

2.1 Low Standby Power Design

In order to achieve low standby power, AP3772 decreases the minimum operating voltage. And the startup resistors $R_{ST1} + R_{ST2}$ should be high enough to further lower the power loss. However, there is a tradeoff between low standby power $P_{ST}$ and small startup time $t_{START}$, which is

$$t_{START} = (R_{ST1} + R_{ST2}) \cdot C_{ST} \cdot V_{TH\_ST} / V_{INDC\_MIN}$$

Where $V_{TH\_ST}$ is the Startup Threshold of $V_{CC}$, and $V_{INDC\_MIN}$ is the rectified DC voltage from the lowest AC input.

Besides, the selection of dummy load resistor is a tradeoff between standby power and I-V curve. The recommended value of dummy load resistor $R_{DUMMY}$ is $4.7k\Omega$ to $10k\Omega$ for an application with 5V output voltage.

2.2 Switching Frequency Design
As we know, in DCM Flyback converter, the stored energy of primary side will be transferred to secondary side at the time when the primary switch is turned off. And assume the current transfer efficiency from primary to secondary is $\eta$, then

$$I_{ps} = I_{pk} \cdot N_{ps} \cdot \eta$$  (2)

Here, $N_{ps}$ is the turn ratio of primary winding to secondary winding.

It is obvious in Figure 2 that the output current “$I_o$” is the average current of secondary side “$I_s$”,

$$I_o = \frac{1}{2} I_{ps} \cdot \frac{t_{loss}}{t_{sw}}$$  (3)

Then,

$$I_o = \frac{1}{2} I_{pk} \cdot N_{ps} \cdot \eta \cdot \frac{t_{loss}}{t_{sw}}$$  (4)

Always voltage of CPC pin ($V_{CPC}$) is determined by,

$$V_{cpc} = V_{DD} \cdot \frac{t_{loss}}{t_{sw}}$$  (5)

Here $V_{DD}$ is a constant voltage generated by IC. Then,

$$V_{cpc} = \frac{2 \cdot V_{DD}}{N_{ps} \cdot \eta \cdot I_{pk}}$$  (6)

If $\eta$ is efficiency of power transmission from transformer primary to the output, then

$$P_o = V_o \cdot I_o = \frac{1}{2} \cdot L_p \cdot I_{pk}^2 \cdot f_{sw} \cdot \eta$$  (7)

Where, $f_{sw}$ is the switching frequency. So,

$$f_{sw} = \frac{2 \cdot V_o}{I_o \cdot L_p \cdot I_{pk}^2 \cdot \eta}$$  (8)

When voltage at the sense resistor reaches the reference voltage set by AP3772, the switch will be turned off and primary current reaches its maximum value,

$$I_{pk} = \frac{V_{cs, ref}}{R_s}$$  (9)

When the constant reference $V_{CS, REF}$ is used, the peak current $I_{pk}$ is constant. From formula (6) and (8), it is obvious that $V_{CPC}$ and $f_{sw}$ increases linearly with the output current $I_o$.

![Figure 3. Relationship Between $V_{CPC}$, $f_{sw}$ and $I_o$ at Constant Peak Current Mode](image-url)
In AP3772, in order to realize audio noise suppression, two-segmented of current reference voltage \( V_{\text{CS,REF}} \) is used. The reference is about 0.5V when \( I_O \geq 42\% \cdot I_{O\text{,MAX}} \) and is decreased to 0.5V/1.5 when \( I_O < 42\% \cdot I_{O\text{,MAX}} \), as follows in Figure 4.

![Figure 4. Relationship Between \( V_{\text{CPC}} \), \( f_{SW} \) and \( I_O \) at Variable Peak Current Mode](image)

Then from formula (6) and (8), we can see the \( V_{\text{CPC}} \) and \( f_{SW} \) both has a leap at about 42% of maximum load. At the leap point, if the peak current is decreased by 1.5 times, the voltage of CPC pin at low \( I_{PK} \) will be increased to 1.5 times, and the switching frequency \( f_{SW} \) at low \( I_{PK} \) will be increased to 1.5² times. So the load range in audio is largely narrowed.

![Figure 5. Hysteresis at Conversion Between Low \( I_{PK} \) and High \( I_{PK} \)](image)

In order to avoid unstable operation, a hysteresis is added at the conversion between low \( I_{PK} \) and high \( I_{PK} \). Considering the relationship between audio noise and flux density of transformer, \( \delta B \leq 2500 \) gauss is better for audio noise suppression.

The low limitation of maximum switching frequency is given by audio noise suppression. And the upper limit of the AP3772 can be up to 120kHz. But this is only the limit of the IC; the finally designed maximum switching frequency is determined by the tradeoff between the efficiency, mechanical dimensions and thermal performance.
2.3 Transformer and Power Devices Design

In the design of AP3772, constant current control function will keep a fixed proportion between on-time \( t_{ONs} \) and off-time \( t_{OFFs} \) of rectifier D1 (in Figure 1) by discharging or charging a capacitor embedded in the IC. The fixed proportion is

\[
\frac{t_{ONs}}{t_{OFFs}} = \frac{1}{2}
\]  

(10)

It is assumed

\[
k = \frac{2 \cdot t_{OFFs}}{t_{ONs}} = 4
\]  

(11)

Then the output constant-current value \( I_o \) is

\[
I_o = \frac{1}{k} \cdot I_{PKs} = \frac{1}{k} \cdot N_{PS} \cdot \eta \cdot I_{PK}
\]  

(12)

2.3.1 Calculate Turn Ratio of Transformer (N_{PS})

The turn ratio of transformer should be designed first, which ensures the power converter operating in DCM within the whole conditions.

\[
t_{SW} \geq t_{ONs} + t_{OFFs}
\]  

(13)

As we know, if equation (13) is met at minimum input voltage and full load, it can ensure that the power converter operates in DCM in all conditions.

For the primary side current,

\[
t_{ONs} = I_{PK} \cdot \frac{L_p}{V_{indc}}
\]  

(14)

Where

- \( L_p \) is the inductance of primary winding.
- \( V_{indc} \) is the rectified DC voltage of input.

When \( V_{indc} \) is the minimum value, the maximum \( t_{ONs} \) can be obtained. So,

\[
t_{ONs,MAX} = I_{PK} \cdot \frac{L_p}{V_{indc,\min}}
\]  

(15)

For the secondary side current, \( L_s \) is the inductance of secondary winding, \( V_d \) is the forward voltage of secondary diode.

There is an oscillating signal on FB waveform after secondary Schottky diode current decrease to zero, which is caused by primary inductance and equivalent output capacitance of primary switch. Then some margin is added to \( t_{ONs} \) as

\[
t_{ONs} = I_{PK} \cdot \frac{L_p}{V_s} \cdot 1.1
\]  

(16)

\[
V_s = V_o + V_d
\]  

(17)

From formula (4) and formula (16), we can get

\[
V_s \cdot I_o = \frac{1}{2} \cdot L_p \cdot ipk^2 \cdot fsw = \frac{1}{2} \cdot \frac{L_p}{N_{PS}} \cdot (ipk \cdot N_{PS} \cdot \eta)^2 \cdot fsw = \frac{1}{2} \cdot L_p \cdot ipk^2 \cdot fsw \cdot \eta^2
\]  

(18)

Then,

\[
t_{SW} = \frac{L_p \cdot I_{PK}^2 \cdot \eta^2}{2 \cdot V_s \cdot I_o}
\]  

(19)

\( I_{ONs}, t_{ONs} \) and \( t_{SW} \) in (13) are replaced with (15), (16) and (19), then

\[
\frac{L_p \cdot I_{PK}^2 \cdot \eta^2}{2 \cdot V_s \cdot I_o} \geq I_{PK} \cdot L_p \cdot \frac{1}{V_s} \cdot 1.1 + I_{PK} \cdot \frac{L_p}{V_{indc,\min}}
\]  

(20)

Relationship between inductance of primary side and secondary side is,

\[
L_s = \frac{L_p}{N_{PS}}
\]  

(21)

At full load, the system will work in the boundary of CC regulation. \( I_o \) can be given by formula (12), the following can be obtained,

\[
N_{PS} \leq N_{PS,MAX} = \frac{V_{indc,\min} \cdot \eta}{V_s} \cdot \left( \frac{k}{2} - 1.1 \right)
\]  

(22)

Then designed turns ratio \( N_{PS} \) should be no more than \( N_{PS,MAX} \) defined in formula (22).

2.3.2 Check Stress Voltage of Primary Side Switch and Reverse Voltage of Secondary Diode

If \( N_{PS} \) is fixed by customer according to design step 2.3.1, real stress voltage of primary side switch and reverse voltage of secondary diode can be calculated.
The maximum stress voltage of primary side switch is,

\[ V_{\text{dc-switch}} = V_{\text{dc.spike}} + V_{\text{indc.max}} + \frac{V_S \cdot N_P}{N_S} \]  

(23)

Be careful that the value of \( V_{\text{dc.spike}} \) is determined by the snubber circuit design.

Maximum reverse voltage of secondary side,

\[ V_{\text{dc}} = V_S + \frac{V_{\text{indc.max}} \cdot N_S}{N_P} \]  

(24)

For Flyback converter design, higher turns ratio \( N_{PS} \) brings higher stress voltage of primary side switch, higher transforming efficiency, and the lower reverse voltage of secondary diode. Finally, in design of turns ratio \( N_{PS} \), formula (22), (23) and (24) should be totally considered.

### 2.3.3 Calculate the Peak Current of Primary Side and Current Sensed Resistor \((I_{PK} & R_{CS})\)

\( I_{PK} \) can be calculated by the output current.

\[ I_{PK} = \frac{k \cdot I_O}{N_{PS} \cdot \eta_i} \]  

(25)

In AP3772, 0.5V is an internal reference voltage. If the sensed voltage \( V_{CS.REF} \) reaches 0.5V, the power switch will shut down and \( t_{ONP} \) will be ended.

So \( R_{CS} \) can be obtained by formula (9) and selected with a real value from the standard resistor series. We recommended using 1% tolerance resistors for \( R_{CS} \). After \( R_{CS} \) is selected, \( I_{PK} \) should be modified based on the selected \( R_{CS} \).

### 2.3.4 Calculate the Inductance of Primary Side—\( L_P \)

The primary side inductance \( L_P \) is relative with the stored energy. \( L_P \) should be big enough to store enough energy, so that \( P_{O,MAX} \) can be obtained from this system.

According to formula (18), the output power can be given by,

\[ P_S = V_S \cdot I_O = \frac{1}{2} \cdot I_P \cdot I_{PK} \cdot f_{SW} \cdot \eta_i^2 \]  

(26)

Where, \( I_{SW} \) was set by the user based on definite requirement. Then, \( L_P \) can be gotten by,

\[ L_P = \frac{2 \cdot P_S \cdot 1}{I_{PK} \cdot f_{SW} \cdot \eta_i^2} \]  

(27)

### 2.3.5 Calculate the Turns of Primary, Secondary and Auxiliary \((N_{PS}, N_S, N_A)\)

The turns of primary winding,

\[ N_p = \frac{L_P \cdot I_{PK}}{Ae \cdot AB \eta} \geq \frac{L_P \cdot I_{PK}}{Ae \cdot B_{MAX}} \]  

(28)

As \( N_{PS} \) and \( N_P \) are fixed, we can get \( N_S \) by

\[ N_S = \frac{N_P}{N_{PS}} \]  

(29)

Turns of auxiliary winding is,

\[ N_A = \frac{N_S \cdot V_A}{V_S} \]  

(30)

### 2.3.6 Check the Maximum Duty Cycle of Primary Side

After turn ratio of primary side and secondary side is designed, the maximum duty cycle of primary side at low line voltage can be calculated again.

Considering the Volt-second balance between magnetizing and de-magnetizing, the formula of duty cycle is

\[ D_{\text{max}} = \frac{(V_O + V_A) \cdot N_{PS} \cdot t_{on}}{V_{\text{indc}} \cdot \eta_i \frac{t_{on}}{t_{sw}}} \]  

(31)

### 2.3.7 Check Reverse Voltage of Auxiliary Diode

If \( N_P \) and \( N_A \) is fixed according to design step 2.3.5, real reverse voltage of auxiliary diode can be calculated by formula (32).

\[ V_{\text{dc}} = V_A + \frac{V_{\text{indc.max}} \cdot N_A}{N_P} \]  

(32)
2.4 Feedback Resistors Design

From above Figure 6,

\[ V_o = V_{FB} \frac{(R_{FB1} + R_{FB2})}{R_{FB2}} \frac{N_S}{N_A} - V_D \]  \hspace{1cm} (33)

\[ \frac{R_{FB1}}{R_{FB2}} = \frac{V_o + V_D}{N_S \cdot V_{FB}} \cdot \frac{N_A}{N_A - 1} \]  \hspace{1cm} (34)

Through adjusting \( R_{FB1} \) and \( R_{FB2} \), a suitable output voltage can be achieved. The recommended values of \( R_{FB1} \) and \( R_{FB2} \) are within 5kΩ to 100kΩ.

2.5 Line Compensation Design

The internal line compensation function in AP3772 is shown in Figure 7. S1 is closed when the primary switch is “ON”. The line voltage can be detected from the FB pin. The detected voltage internally compensates the peak current. So the line compensation is determined by \( R\text{\_LINE} \). In different applications, the value of \( R\text{\_LINE} \) is different.

Through adjusting \( R_{FB1} \) and \( R_{FB2} \), a suitable output voltage can be achieved. The recommended values of \( R_{FB1} \) and \( R_{FB2} \) are within 5kΩ to 100kΩ.
The negative voltage $V_N$ of FB pin (in Figure 8) is linear to line voltage. The AP3772 samples $V_N$ to realize the line compensation.

$$V_N = V_{	ext{VOC}} \cdot \frac{N_p}{N_p} \cdot \frac{R_{FB2}}{R_{FB1} + R_{FB2}}$$  \hspace{1cm} (35)$$

The compensated voltage of line compensation ($V_{CS\_LINE}$) can be calculated by the following formula,

$$V_{CS\_LINE} = V_N \cdot \frac{1}{670k} \cdot 0.8 \cdot R_{LINE}$$  \hspace{1cm} (36)$$

This is designed to compensate the additional voltage of $V_{CS}$ introduced by $t_{\text{delay}}$, which is the delay time of internal drivers of IC and primary side switch.

$$V_{\text{delta}} = V_{\text{VOC}} \cdot \frac{t_{\text{delay}}}{L_p} \cdot R_c$$  \hspace{1cm} (37)$$

Then $R_{LINE}$ can be adjusted to achieve excellent line regulation of output current.

$$R_{LINE} = \left( \frac{t_{\text{delay}}}{L_p} \cdot R_c \right) \cdot \left( \frac{N_A}{N_p} \cdot \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \right) \frac{0.8}{670k}$$  \hspace{1cm} (38)$$

### 2.6 Cable Compensation Design

Three versions of IC are designed to meet different requirement for cable voltage compensation. As we know, an increase voltage at $V_{FB}$ ($\Delta V_{FB\_CABLE}$) will introduce an increase voltage at $V_{OUT}$ ($\Delta V_{OUT\_CABLE}$), which is a linear function of the output load ($I_{\text{OUT\_MAX}}$). Then in application of AP3772, CPC pin detects the load information and a corresponding delta voltage is added to $V_{FB}$ to compensate the voltage drop at output cable.

As defined in datasheet below, for example, in AP3772A, there is a total voltage increase of 6% at $V_{FB}$ when the output is at full load ($I_{\text{OUT\_MAX}}$). And if the output is at 10%*$I_{\text{OUT\_MAX}}$, the increase voltage of $V_{FB}$ is 0.6%. Proper version of IC can be chosen according to the resistance of the output cable.

<table>
<thead>
<tr>
<th>CABLE COMPENSATION SECTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cable Compensation Voltage</td>
</tr>
<tr>
<td>AP3772A</td>
</tr>
<tr>
<td>AP3772B</td>
</tr>
<tr>
<td>AP3772C</td>
</tr>
</tbody>
</table>

Assume

$$\Delta V_{FB\%} = \frac{\Delta V_{FB\_CABLE}}{V_{FB}}$$  \hspace{1cm} (39)$$

Then from Figure 6,

$$\Delta V_{OUT\_CABLE} = \Delta V_{FB\%} \cdot V_{FB} \cdot \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \frac{N_A}{N_p} = I_{\text{OUT\_MAX}} \cdot R_{CABLE}$$  \hspace{1cm} (40)$$

Then after $\Delta V_{FB\%}$ is calculated, proper version of AP3772 can be chosen accordingly.

Design Example (for 5V/1.2A application):

Specification:
- Input voltage: 85VAC to 265VAC
- Output voltage @ cable: $V_{O\_CABLE}$=5V
- Output current: $I_o$=1.2A
- Output voltage @ PCB: $V_O$=5.13V, (AWG22 Cable, Length of cable=100cm)
Other setting by users:
Switching frequency: \( f_{SW} = 65\text{kHz} \)
Forward voltage of secondary diode: \( V_d = 0.4\text{V} \)
Forward voltage of auxiliary diode: \( V_{dA} = 1.1\text{V} \)
Voltage supply: \( V_{CC} = 14\text{V} \)
Core type: RM5 (\( A_e = 23.7\text{mm}^2 \)), \( B_{max} < 3000\text{GS} \)
Dc spike: 50V (with snubber circuit)

**Design Steps:**

1) **Calculate turn ratio of transformer (Nps)**

\[
N_{ps} \leq N_{ps,MAX} = \frac{V_{indc.min} \cdot \eta_i}{V_S} = \frac{k}{2} = 15.8
\]

2) **Check stress voltage of primary side switch and reverse voltage of secondary diode**

\[
V_{sw_{min}} = V_{indc.min} \cdot \sqrt{2} - 40
\]

Considering some margin for Flyback PSR control, we choose \( N_{ps} = 15.5 \).

3) **Calculate the peak current of primary side and current sense resistor (Ipk & Rcs)**

\[
I_{pk} = \frac{I_{pk}}{N_{ps} \cdot \eta_i} = \frac{k \cdot I_o}{N_{ps} \cdot \eta_i} = 330\text{mA}
\]

\[
R_{cs} = \frac{V_{CS}}{I_{pk}} = 1.5\Omega
\]

4) **Calculate the inductance of primary side---Lp**

\[
L_p = \frac{2 \cdot V_S \cdot I_o}{I_{pk} \cdot f_{SW} \cdot \eta_i} = 1.9\text{mH}
\]

5) **Calculate the turns of primary, secondary and auxiliary (Np, Ns, Ns)**

\[
N_p = \frac{L_p \cdot I_{pk}}{A_e \cdot AB} \geq \frac{L_p \cdot I_{pk}}{A_e \cdot B_{max}} = 89.8 \text{T}
\]

We choose \( N_p = 93\text{T} \)

\[
N_s = \frac{N_p}{N_{ps}} = 6\text{T}
\]

\[
N_a = \frac{N_s \cdot V_s}{V_S} = 16\text{T}
\]

6) **Check the maximum duty cycle of primary side**

The maximum duty cycle of primary side is calculated as following,

\[
D = \frac{(V_o + V_d) \cdot N_{ps} \cdot 0.4}{V_{indc} \cdot \eta_i} = 0.49
\]

7) **Check reverse voltage of auxiliary diode**

\[
V_{der} = V_a + \frac{V_{indc_{max}} \cdot N_a}{N_p} = 79\text{V}
\]

8) **Feedback Resistors**

\[
R_{FB1} = \frac{V_o + V_d}{N_s \cdot V_{FB}} \cdot N_a - 1 = 2.56
\]

\[
R_{FB1} = 24.9\Omega, R_{FB2} = 9.85\Omega
\]

9) **Line Compensation Resistors**

\[
R_{LINE} = (\frac{I_{delay}}{L_p}) (\frac{N_a}{N_f} - \frac{R_{FB2}}{R_{FB1} + R_{FB2}}) \cdot \frac{0.8}{670k} = 3.4k\Omega
\]

10) **Cable Compensation Choice**

\[
V_{FB} = 4.04\text{V} , \text{the same in three versions of AP3772. Then,}
\]

\[
V_{fb} \% = I_{O_{MAX}} \cdot R_{CABLE} \cdot (V_{fb} - \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \cdot \frac{N_s}{N_a}) = 2.4\%
\]

According to datasheet information, AP3772B is a better choice.

\[
V_{O_{NL}} = V_{O_{NL}} + (V_{fb} \% \cdot V_f) - \frac{R_{FB1} + R_{FB2}}{R_{FB2}} \cdot \frac{N_s}{N_a} - I_{O_{MAX}} \cdot R_{CABLE} = 5.03\text{V}
\]

Where \( V_{O_{NL}} = 5\text{V} \). Therefore, the output voltage at cable terminal at full load is a little higher than the voltage at no load.
### Design Results Summary:

<table>
<thead>
<tr>
<th>1. Maximum peak current of primary side and RCS</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{PK}$</td>
<td>330 mA</td>
</tr>
<tr>
<td>$R_{CS}$</td>
<td>1.5 $\Omega$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2. Transformer</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_P$</td>
<td>1.90 mH</td>
</tr>
<tr>
<td>$N_{PS}\Rightarrow$</td>
<td>15.5</td>
</tr>
<tr>
<td>$N_P$</td>
<td>93 T</td>
</tr>
<tr>
<td>$N_S$</td>
<td>6 T</td>
</tr>
<tr>
<td>$N_A$</td>
<td>16 T</td>
</tr>
<tr>
<td>$D_{MAX}$</td>
<td>0.49</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>3. Primary power switch and diode</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{ds_switch}$</td>
<td>510 V</td>
</tr>
<tr>
<td>$V_{dr}$</td>
<td>29 V</td>
</tr>
<tr>
<td>$V_{dar}$</td>
<td>79 V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4. Voltage feedback resistors</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{FB1}$</td>
<td>24.9$k \Omega$</td>
</tr>
<tr>
<td>$R_{FB2}$</td>
<td>9.85$k \Omega$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>5. Line compensation resistor</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{LINE}$</td>
<td>3.4$k \Omega$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>6. Cable Compensation</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>IC version</td>
<td>AP3772B</td>
</tr>
<tr>
<td>$V_{O_NL}$</td>
<td>5 V</td>
</tr>
<tr>
<td>$V_{O_FL}$</td>
<td>5.03 V</td>
</tr>
</tbody>
</table>

### 3. Summary

In order to get good performance of AP3772, it is important to correctly design standby power, switching frequency, transformer parameters, feedback resistance and line compensation resistance. This application note only gives a preliminary design guideline about these aspects and considers ideal conditions, so some parameters need to be adjusted slightly on the basis of the calculated results.
4. Application of AP3772 with AP4340

In Primary Side Regulation of AP3772 application, if AP4340 is used at secondary side as the output voltage regulator, excellent dynamic response and low standby power can be achieved. When detecting the output voltage lower than a certain level, the AP4340 outputs periodical signals which will be coupled to auxiliary side and detected by AP3772. By fast response and cooperation, AP4340 and AP3772 can effectively improve the transient performance for Primary Side Regulation power system. Besides, dummy load is not needed at secondary side and as a result standby power will be decreased. For more detailed operating principles, please refer to Application Note of AP4340 (Application Note 1078_BCD).