# ZETEX 

Design Note 59
Issue 1 December 2000

## Load Switch

## Introduction.

Extended battery life is becoming more important in today's applications.
Consumers are demanding more complex features resulting in greater power demands in products such as laptop computers, mobile phones, etc. Load switching is an effective technique for disconnecting power to electronic subsystems, that are not required, extending battery life.
It is important that the load switch has minimal losses in order to maximise efficiency and extend battery life for the end user. Size is also critical, with the consumer requiring smaller, lighter portable equipment.
Using Zetex High Density MOSFETs or SuperSOT Transistors for load switching, high efficiency and reduced space can be achieved. This is because their low on-resistance or saturation voltage enable high current density in small packages.

## Theory of Operation.

Figure 1. shows a typical portable system architecture. The various sections of the system are selected when required, via the load switch. The power management circuitry controls the load switch and thus power to the relevant subsystem.


Figure 1.
Typical Portable System Architecture.


Figure 2a.
Typical MOSFET Load Switch.
Figures 2a and 2b are typical load switch schematics for MOSFET and bipolar technologies. The capacitors, C1, may not be required in some applications (see inrush current section).

The load switch consists of a P-Channel pass element, Q1 (PNP transistor for bipolar), which is controlled by a low power, logic level switch, Q2 (NPN transistor for bipolar). With a logic 'low' at the input to $02, \mathrm{Q} 1$ is held off via R1. When logic 'high' is at the input to O2, Q1's gate is pulled to zero volts and is switched on, allowing power to the subsystem. Note that it is important, when using MOSFETs as load switches, to ensure that the input voltage is higher than the output voltage. The intrinsic body diode will conduct if forward biased which results in significant current flow. This could be a problem in multiple power source systems such as battery chargers where excess battery drain could be introduced.


Figure 2b.
Typical Bipolar Load Switch.

## Thermal Considerations.

Load switches are selected by their power handling capability and low on-state losses. Optimisation for the load switch is critical. If the junction temperature is increased the device could be damaged. Therefore it is important to ensure that the load switch is designed for its operating environment.

## Design Example

This is a design example using the Zetex High Density MOSFET, ZXM64P02X. (Note 1)

Ambient temperature, $\mathrm{T}_{\mathrm{a}}=70^{\circ} \mathrm{C}$.
$I_{\text {steady-state }}(\max )=1 \mathrm{~A}$.
$V_{G S}=5 \mathrm{~V}$.
$\mathrm{R}_{\text {th(j-a) })}$ max $=69.4^{\circ} \mathrm{C} / \mathrm{W}$ (supplied by Zetex) (Note 2).

Now some general calculations can be made.

Power Dissipation,
$\mathrm{P}_{\mathrm{d}}($ maximum allowable $)=$

$$
\left(T_{j}(\max )-T_{a}(m a x)\right) / R_{t h(j-a)}=\text { Watts. }
$$

$\mathrm{P}_{\mathrm{d}}($ maximum allowable $)=$
$\left(150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\right) / 69.4^{\circ} \mathrm{C} / \mathrm{W}=1.152 \mathrm{~W}$.

For a MOSFET the on-resistance increases by $50 \%$ when the junction temperature reaches $150^{\circ} \mathrm{C}$. Therefore assume worse case on-resistance.

RDS(on)worse-case =
$1.5 \times R_{\text {DS(on) }} \max$ at $25^{\circ} \mathrm{C}=\mathrm{m} \Omega$
$\mathrm{R}_{\mathrm{DS}(o n) \text { worse-case }}=$
$1.5 \times 90 \mathrm{~m} \Omega=135 \mathrm{~m} \Omega$

Where $\mathrm{P}_{\mathrm{d}}($ practical $)=$
$I_{\text {steady-state }}{ }^{2} \times R_{\text {DS(on) }}$ worse-case $=W$.
$P_{d}($ practical $)=1 A^{2} \times 135 \mathrm{~m} \Omega=135 \mathrm{~mW}$.

By comparing the absolute allowable power dissipation and the practical power dissipation you can see that the MOSFET would be suitable for this application.
It is important to know the design margin in the event of future environment changes.
$\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{a}}+\left(\mathrm{R}_{\text {th }(\mathrm{j}-\mathrm{a})} \times \mathrm{P}_{\mathrm{d}}(\right.$ practical $\left.)\right)={ }^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{j}}=70^{\circ} \mathrm{C}+\left(69.4^{\circ} \mathrm{C} / \mathrm{W} \times 135 \mathrm{~m} \Omega\right)=79.4^{\circ} \mathrm{C}$.

Therefore,
$\mathrm{T}_{\mathrm{j}}=79.4^{\circ} \mathrm{C}$ giving a $47 \%$ design margin.
Note 1. For bipolar transistors the same procedure can be used except that $\mathrm{P}_{\mathrm{d}}($ practical $)=$ Isteady-state $\times \mathrm{V}_{\text {CE(sat) }} @$ $150^{\circ} \mathrm{C}$.

Note 2. This figure is measured by mounting the device on a $25 \times 25 \mathrm{~mm}$ area of FR4 PCB of full copper. If you do not use the same area, derate using thermal derating graphs supplied by Zetex.

## Inrush Current.

Load switches which turn on into low ESR capacitors can have high inrush current, this can be detrimental to overall system performance and reliability. The inrush current transients are limited by the ESR of the output capacitor and the on-resistance of the pass element and can be in the order of several amperes. There are a number of ways in which to slow down the turn on of the device and resolve this problem. The simplest is to add a capacitor, C 1 , between the gate and drain (base and collector for bipolar) of the pass element, Q1, as shown in fig 2.

## Performance.

In Figure 3. a comparison is performed between MOSFET and Bipolar technologies with equal die area.

The results clearly indicate that for a given area of silicon there is a point where the two technologies crossover. At the lower levels the base drive required by PNP Bipolar transistors dominates the losses in the pass element. As the load current increases and the ratio of base current to load current reduces the efficiency is seen to improve and hold up.

In a MOSFET the drive losses are negligible and therefore the device performs best at lower currents. As the load current increases the on-resistance has a larger effect on the losses and the efficiency falls off.


Figure 3.
P-Channel and PNP. Optimised for 1A operation with equal die area.

