

# AN1157

## Understanding Thermal Resistance in the Real World

David Toro and Pablo de Melchor Mateos,  
Junior Applications Engineer, Automotive Business Unit

### Introduction

There can be significant differences between the thermal characteristics stated on a device's datasheet and what actually happens in a real world application. Semiconductor manufacturers usually provide thermal resistance values for Junction to Case ( $R_{\theta JC}$ ) and Junction to Ambient ( $R_{\theta JA}$ ). Although these are extremely useful parameters to estimate a device power handling capability, there can still be a disconnection between those figures and reality.

This note will illustrate how the thermal data provided in manufacturer's datasheets compare to real world applications and will also discuss the relative thermal performance of Diodes Incorporated's PowerDI<sup>®</sup> 5060 package against similar competitor packages.

### Thermal Resistance and MOSFET packages

Junction to Case thermal resistance is a MOSFET's intrinsic characteristic that refers to the thermal resistance inside the device package.  $R_{\theta JC}$  is a fixed value defined by die size and package design. This means that  $R_{\theta JC}$  deals with the power dissipated in the device only. For the purpose of this application note  $R_{\theta JC}$  refers to the thermal resistance from the junction to the bottom of the exposed pad. On the other hand, Junction to Ambient thermal resistance is made up of all thermal resistance involved in the heat flow path from the die to the outside environment and it is much more dependent on the board's layout and heat sinking capability. For example, if we modify the size of copper area where heat is dissipated  $R_{\theta JC}$  is expected to change. The figure below gives a visual representation of the thermal resistive network inside a MOSFET.









Figure 1. Cross-section of a power MOSFET package and thermal resistive network

As most of the heat generated by the MOSFET will be dissipated through the copper heatsink on the PCB, it follows that the larger the heatsink area is the lower  $R_{\theta JC}$  will be. Conversely, the opposite happens if the area is reduced. Thus,  $R_{\theta JC}$  is the dominant thermal resistance in an application.


To understand the influence of  $R_{\theta JA}$  in a device, the thermal behavior of MOSFETs in the DMTH family were tested in 5 different packages:

DEVICE NAME	DMTH4008LDFWQ	DMTH43M8LFGQ	DMTH41M8SPSQ	DMTH4M70SPGWQ	DMTH8001STLWQ
Package	 DFN2020-6	 PowerDI3333-8	 PowerDI5060-8	 PowerDI8080	 PowerDI1012 (TOLL)
Package dimensions (mm)	2 x 2	3 x 3	5 x 6	8 x 8	10 x 12
Drain tab dimensions (mm)	1.0 x 1.2	2.3 x 1.6	4.0 x 3.7	7.6 x 5.5	8 x 9.7
Datasheet $R_{\theta JC}$ ( $^{\circ}C/W$ )	14.8	2.3	1.0	0.35	0.6
Datasheet $R_{\theta JA}$ ( $^{\circ}C/W$ )	153	57.8	49	27	25

**Table 1. MOSFETs used in test**

All devices were mounted on multiple 1oz copper, single-layer, FR-4 substrate boards with no additional heatsink attached. The drain pad area in each board ranged from the minimum allowed by package to a 25.4 x 25.4mm (1-inch) copper pad.


Thermal characterization was performed with a dedicated thermal analyzer to find the temperature coefficient and consequently the Junction to Ambient thermal resistance of each board. A graph of thermal resistance in function of drain pad area was plotted with the collected data.



**Figure 2. Junction to Ambient Thermal Resistance— $R_{\theta JA}$  vs. Pad Area**

We can see from Figure 2 a continuous decrease in thermal resistance as the copper area gets larger. The lowest  $R_{\theta JA}$  is achieved with the largest copper area regardless of the package. Note that  $R_{\theta JA}$  values scale up as the package gets smaller though a fairly constant difference is kept between the five datasets all along. Since all devices are tested under the same conditions this difference can only be due to package size and the die itself, in other words its  $R_{\theta JC}$ .

Thermal characterization results also allow us to know the steady-state power dissipated in the board. The following graph shows the power dissipation according to the previous results.



**Figure 3. Power Dissipation—Pd vs. Pad Area**

It can be seen that PowerDI<sup>®</sup>1012 exhibits the best power dissipation capability of all five packages reaching 2.62W on the largest drain pad. Due to its size, the device can hold greater currents allowing for more power dissipation. Likewise, heat will spread more effectively over its larger area in comparison with other packages.

For the PowerDI<sup>®</sup>8080 and PowerDI<sup>®</sup>5060 there is a fairly constant difference of 0.2W.

In the case of DFN2020 and PowerDI<sup>®</sup>3333, the power dissipation difference on a drain pad of up to 70mm<sup>2</sup> is less than 100mW growing to a maximum of 360mW at the largest area.

Power dissipation for each device can be calculated with the following formula:

$$P_D = \frac{T_{Jmax} - T_{amb}}{R_{\theta}}$$

Where  $T_{Jmax}$  is the maximum temperature rating of the junction inside the die,  $T_{amb}$  is assumed to remain constant at 25°C and  $R_{\theta}$  in this case is  $R_{\theta JA}$ .

The power dissipation of the 5 MOSFETs was calculated obtaining the following results:

PowerDI <sup>™</sup> 5060-8	3.06W
PowerDI <sup>™</sup> 3333-8	2.27W
DFN2020-6	1.81W
PowerDI <sup>™</sup> 8080-5	5.56W
PowerDI <sup>™</sup> 1012-8	6W

**Table 2. Calculated Power Dissipation**

These results appear to be close to datasheet figures. However, it is important to remember that these come from a theoretical calculation. Figure 3 shows that the actual power dissipation is lower than the calculated value. The main reason being the different conditions and environment in which thermal testing was performed.

Thermal management techniques are normally used to greatly reduce the thermal resistance of a PCB and its components. The addition of GND planes, thermal vias and extra copper reduces the  $R_{\theta JA}$  and so allows for greater power dissipation. It is the case with PowerDI<sup>®</sup>5060 that although the same  $R_{\theta JA}$  value of the datasheet was obtained in test, the power dissipation shown in datasheet is about 1W above the measured value.

### Comparison under same conditions of PowerDI<sup>®</sup>5060 and competitor

To have a better understanding of how thermal characteristics affect real-world performance we compared DIODES DMTH41M8SPSQ\* N- channel MOSFET with a competitor component of similar characteristics. Both devices use copper clip bonding rather than bond wires to common drain and come in a same-size package.

	Package	VDS	ID	R <sub>θJC</sub>	RDS(ON)
DMTH41M8SPSQ	PowerDI5060	40V	100A	1.0°C/W	1.8mΩ
Competitor device	Power SO-8	40V	120A	0.5°C/W	1.7mΩ

Table 3. Comparison between common MOSFET parameter

The  $R_{\theta JC}$  of DMTH41M8SPSQ is 1.0°C/W while the competitor's part claims a  $R_{\theta JC}$  of 0.5°C/W on its datasheet and does not provide a  $R_{\theta JA}$  value. The omission of this parameter in the datasheet leads the designer to make the common mistake of using  $R_{\theta JC}$  when calculating power dissipation. Recalling Figure 1, we saw that  $R_{\theta JA}$  is already comprised of  $R_{\theta JC}$  so the correct value to use in calculation is  $R_{\theta JA}$ . The graph below shows the actual  $R_{\theta JA}$  of both devices under the same conditions.




Figure 4.  $R_{\theta JA}$  vs. Pad Area—DMTH41M8SPSQ and competitor's device

Apart from the initial values there is minimal difference in  $R_{\theta JA}$  along the trend; at the largest copper pad area the difference is less than 1.0°C/W suggesting that both devices share a similar thermal behavior.

The power dissipation formula provided before was used again to compare the performance of both devices. Taking the  $R_{\theta JA}$  values from Figure 4 at maximum area we obtain:

$$P_D = \frac{175-25}{48.776} = 3.07W \text{ for DMTH41M8SPSQ}$$

$$P_D = \frac{175-25}{47.713} = 3.14W \text{ for competitor's device}$$

Where the power dissipation difference is minimal just as with thermal resistance in Figure 4. Another test was performed with appropriate equipment to measure the actual power dissipation.




Figure 5. Pd vs. Pad Area—DMTH41M8SPSQ and competitor's device

The graph above shows that the resulting power dissipation lines overlap making the difference barely noticeable. This only confirms that the performance of both devices is nearly the same.

So far, both graphical and numerical results tell that neither device can be considered 'thermally superior' but then, what is the difference between these two?

A second test was performed, this time to compare the  $R_{\theta JC}$  of both MOSFET's. The devices were mounted on a piece of a solid copper plate that approximates an infinite heatsink and the same amount of power was dissipated through them. The devices were kept at a constant ambient temperature with a computerized thermostat, this way the only thermal resistance obtained was between the die and soldering point.




Figure 6. Junction to Case Thermal Resistance— $R_{\theta JC}$  vs. Single Pulse Time

The graph above shows  $R_{\theta JC}$  recorded for various single pulses, where at steady state DMTH41M8SPSQ has an  $R_{\theta JC}$  value of 1.57°C/W while competitor's device 1.81°C/W. The behavior of both devices is similar for pulses of less than 30ms. Although the graph confirms that there is an  $R_{\theta JC}$  difference of 0.24°C/W, it turns out to be half of what can be calculated with datasheet values.

In a real application, most of the heat power is going to be dissipated through the PCB where the dominant Thermal Resistance is  $R_{\theta JC}$  because of its larger magnitude compared to  $R_{\theta JA}$ . In our comparison, both devices showed a similar behavior in Thermal Performance and almost identical results in Power Dissipation ensuring that a small difference in  $R_{\theta JC}$  has little to no impact in actual applications.

## Conclusion

It is true that datasheet values give precise information about a device, but when it comes to thermal information this has to be treated as reference only and may not reflect the real thermal behaviour of a device. Ambient conditions vary depending on the application and apart from thermal resistance values found in datasheets; package size and board design also play an important role in thermal resistance and consequently in power dissipation. Not only that, various techniques can also be used to manage heat dissipation on a board and its components.

In most applications  $R_{\theta JA}$  is dominated by PCB effects while  $R_{\theta JC}$  is just a small part of the overall system. Although  $R_{\theta JC}$  easily provides a consistent measure on a device level it does not reflect the key aspect of an actual application which is the device thermal performance at a system level.

In the case of devices with same-sized packages, performance resulted slightly different from what could be assumed by only reading the datasheet. In our comparison, the thermal behavior and power dissipation capability of two physically similar devices from different manufacturers was proved to be the same. This would be true for any other 5 x 6 packages if they were put under similar conditions. Thus, their small difference in  $R_{\theta JC}$  does not necessarily mean better or worse performance in the real world.

It is worth reminding that as complex as it is, thermal information is based on empirical results that were measured under specific test conditions and must be used as a design aid and not as absolute values.

\*Q - Automotive-compliant - AEC qualified, manufactured in IATF 16949 certified sites supporting PPAP documents

**IMPORTANT NOTICE**

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.  
All other trademarks are the property of their respective owners.  
© 2023 Diodes Incorporated. All Rights Reserved.

[www.diodes.com](http://www.diodes.com)