



XO AC drive:  
Connect VREF\_AC/VTH together with 0.1uF to recover the DC bias for the IC input.

Un-install 150 ohm if use LVDS XO



XO DC drive:  
Let VREF\_AC be floating and disconnected.

Un-install 150 ohm if use LVDS XO




Set REF\_SEL logic in R8/Jp1

EN	Function
0	Disable
1	Enable

### App Note:


1. Each VDD pin needs 0.1u +1uF decoupling close to pin. (e.g.: VDD,...etc)
2. VDD uses small R=1~2 ohm or FB(ferrite bead)+C=10uF filtering for better DC/DC ripple noise rejection
3. Place 150ohm pull-down in comp. side close to pin <=300mil.
4. When in AC input drive ,VREF\_AC/VTH are used.
5. If use CMOS XO drive, needs 1k pull-up/down at REF\_IN\_ pin, refer to datasheet app. page



If RX accept LVPECL then can DC drive

DC or AC drive, check RX ASIC if internal termination.

### RX input



equiv.

Closed to IC<300 mil

Title		
PI6C5916004 Application Schematic		
Size	Document Number	Rev
B	Diodes Inc. Clock IC Application Engineering	1.0
Date: Monday, December 02, 2024		Sheet 1 of 1