

AN1169 DGD2184M DGD21844M Application Note

David Toro, Bipolar Business Unit, Diodes Incorporated

The DGD2184M and DGD21844M are half-bridge gate drivers used to optimally drive the gate of MOSFETs or IGBTs. The DGD2184M package is an SO-8 and the DGD21844M package is an SO-14, with a separate logic ground pin V_{SS} ; this can be used when required to separate power ground and logic ground. Below (Figure 1) is an example application using the DGD2184M with MOSFETs as part of the power switching in the primary side of a full-bridge converter. In this discussion, the important parameters needed to design in the DGD2184M and DGD21844M are discussed. The main sections are bootstrap resistor, diode, capacitor selection, gate driver component selection, decoupling capacitor discussion and PCB layout suggestions.




Figure 1. Primary side of full-bridge converter with DGD2184M




Bootstrap Component Selection

Bootstrap Resistor

Considering Figure 1, when the low-side MOSFET (Q2 or Q4) turns on, Vs pulls to GND and the bootstrap capacitor (C_{B1} or C_{B2}) is charged. When the high-side MOSFET (Q1 or Q3) is turned on, V_S swings above Vcc and the charge on the bootstrap capacitor (C_B) provides current to drive the IC high-side gate driver. The first charge of C_B from Vcc through the bootstrap resistor (R_{BS1} or R_{BS2}) and bootstrap diode (D_{BS1} or D_{BS2}) occurs when power is first applied and the low-side turns on the first time. At this time, the charge current is the largest as typically C_B is not discharged fully at each cycle during normal operation.

A bootstrap resistor (R_{BS}) is included in the bootstrap circuit to limit the inrush current that charges C_B when Vs pulls below Vcc; this inrush current is largest with the first charge. Limiting inrush current is desirable to limit noise spike on Vs and COM, potentially causing shoot-through. The amplitude and length of time of the inrush current is determined mostly by the component value of R_{BS} and C_B as well as Vcc level. The aim in resistor selection for the application is to slow down the inrush current, but have minimal effect on the RC time constant of charging C_B .

Typically, values for R_{BS} are 3Ω to 10Ω , enough to dampen the inrush current but have little effect on the V_{BS} turn on. Figures 2-5 illustrate the effect of different R_{BS} values.





AN1169

Bootstrap Diode

The chosen bootstrap diode (D_{BS}) should be rated higher than the maximum rail voltage since the diode must be able to block the full rail voltage and any spikes seen at the V_S node. The diode's current rating is simply the product of total charge (QT) required by the HVIC (High Voltage Integrated Circuit) and the switching frequency. An ultrafast recovery diode is recommended to minimize any delay of charging the C_B cap. A 1A ultrafast recovery diode is typical for DGD2184M and DGD21844M applications.

Bootstrap Capacitor

The initial step in determining the value of the bootstrap capacitor is to determine the minimum voltage drop (ΔV_{BS}) that can be guaranteed when the high-side device is turned on. In other words, the minimum gate-source voltage (V_{GS_min}) must be greater than the UVLO of the high-side circuit, specifically V_{BSUV} . level. Therefore, if V_{GS_min} is the minimum gate-source voltage such that:

 $V_{GS_min} > V_{BSUV}$

Then:

 $\Delta V_{BS} = Vcc - V_f - V_{GS_min} - V_X$

Where:

- V_{CC} is the supply voltage to the DGD2184M
- V_f is the voltage drop across the bootstrap diode (D_{BS})
- V_x is the voltage drop across the IGBT or MOSFET

For an IGBT, V_x is V_{CE_ON} of the IGBT at the specific output current. For a MOSFET, it is calculated as the current seen across the MOSFET multiplied by its R_{DS_ON} .

In addition to the voltage drops across these components, other factors that cause V_{BS} to drop are leakages, charge required to turn on the power devices, and duration of the high-side on time. The total charge (QT) required by the gate driver then equals:

 $Q_T = Q_G + Q_{LS} + [I_{LK N}] * T_{H ON}$

Where:

 Q_G = Gate charge of power device

Q_{LS} = Level shift charge required per cycle

 $T_{H_{ON}}$ = High-Side on time

 $I_{LK N}$ = Sum of all leakages that include:

- IGSS/IGES: Gate-source leakage of the power device
- I_{LK_DB}: Bootstrap diode leakage
- I_LK_IC: Offset supply leakage of HVIC
- IQ_BS: Quiescent current for high-side supply
- I_{LK_CBS}: Bootstrap capacitor leakage

Bootstrap capacitor leakage (I_{LK_CBS}) only applies to electrolytic types. Therefore, it is best not to use an electrolytic capacitor. Thus, bootstrap capacitor leakages will not be included in the calculations.

 Q_{LS} is not listed in the datasheet. Depending on the process technology, Q_{LS} can range anywhere from 3-20nC for 500V to 1200V process respectively. This is assuming that a value of 10nC for the 600V process should be sufficient with added margin.

From the basic equation, then the minimum bootstrap capacitor is calculated as:

 $C_{B_{min}} \ge Q_T / \Delta V_{BS}$

The following example uses an IGBT as the switching device with the following and desired parameters:

- Power Device = DGTD65T15H2TF
- HVIC=DGD2184M
- Vcc = 15V

Example using IGBT

- Q_G = 61nC
- I_{GSS} = 100nA
- T_{H ON} = 10µs
- V_{CE} = 1.5V
- lout = 5A
- I_{Q_BS} = 150µA
- Ι_{LK_IC} = 50μΑ
- Q_{LS} = 10nC
- V_F = 1.0V
- I_{LK_DB} = 100µA
- V_{GSmin} = 10.0V



From equations above:

 $\Delta V_{BS} = 15V - 1.0V - 10V - 1.5V) = 2.5V$

 $Q_{T}=Q_{G}+Q_{LS}+(I_{LK_N}$ * $T_{H_ON})$ where I_{LK_N} * $T_{H_ON}=3.0nC$

Thus = 61nC + 10nC + 3.0nC = 74nC

Therefore $C_{B_{min}} = 74nC / 2.5V = 30nF$

The bootstrap capacitor calculated in the above example is the minimal value required to supply the needed charge. It is recommended that a margin of 2-3 times the calculated value be used. Utilizing values lower than this could result in overcharging of the bootstrap capacitor especially during –VS transients.

Typically for power supply applications, $C_B = 0.1\mu$ F to 2.2μ F are used, and for motor applications, $C_B = 1\mu$ F to 10μ F are used. It is also recommended to use low ESR ceramic capacitors as close to the V_B and V_S pin as possible (see PCB layout suggestions section).

Gate Resistor Component Selection

The most crucial time in the gate drive is the turn-on and turn-off of the MOSFET, and performing this function quickly, but with minimal noise and ringing is key. Too fast a rise/fall time can cause unnecessary ringing and poor EMI, and too slow a rise/fall time will increase switching losses in the MOSFET.




Figure 6. Gate Drive High-Side and Low-Side Components for DGD2184M

Considering the gate driver components for DGD2184M in Figure 6, with the careful selection of R_{G1} and R_{RG1} , it is possible to selectively control the rise time and fall time of the gate drive. For turn on, all current will go from the IC through R_{G1} and charge the MOSFET gate capacitor, hence increasing or decreasing R_{G1} will increase or decrease rise time in the application. With the addition of D_{RG1} , the fall time can be separately controlled as the turn off current flows from the MOSFET gate capacitor, through R_{RG1} and D_{RG1} to the driver in the IC to VS for high-side and COM for low-side. So, increasing or decreasing R_{RG1} will increase or decrease the fall time. Sometimes finer control is not needed and only R_{G1} and R_{G2} is used.

Increasing turn on and turn off has the effect of limiting ringing and noise due to parasitic inductances, hence with a noisy environment, it may be necessary to increase the gate resistors. Gate component selection is a compromise of faster rise time with more ringing, and a poorer EMI but better efficiency, and a slower rise time with better EMI, better noise performance but poorer efficiency. The exact value depends on the parameters of the application and system requirements. Generally, for power supplies, faster switching is required and lower values are recommended, for example RG = $3\Omega - 20\Omega$. And typically for motors, the switching speed is slower, and the application has more inherent noise, higher values are recommended, for example RG = $20\Omega - 100\Omega$.

To have equal switching times for high-side and low-side, it is recommended that the gate driver components for high-side and low-side are mirrored. For example $R_{RG1} = R_{RG2}$, $D_{RG1} = D_{RG2}$ and $R_{G1} = R_{G2}$.

The gate to source capacitors, CG1 and CG2, are used to minimize unexpected shoot through in the half-bridge. This shoot-through can decrease efficiency or even damage the MOSFETs; this phenomenon is discussed further on page 6.



Vcc Decoupling Capacitor Selection

For optimal operation, Vcc decoupling is crucial for all gate driver ICs. With poor decoupling, larger Vcc transients will occur at the IC when switching, and for greater and longer Vcc drop the IC can go into UVLO.




Figure 7. Suggested V_{cc} decoupling

As shown in Figure 7, two decoupling capacitors are recommended: C_{V1} and C_{V2} . C_{V1} can be a larger electrolytic capacitor, for example 47µF, 50V and it is used to dampen low frequency drains on supply; C_{V1} does not need to be right next to the IC. But C_{V2} is used to decouple faster edge changes to Vcc and should be a low ESR ceramic capacitor placed close to the Vcc pin. This component provides stability when Vcc is quickly pulled down with load from the IC; typical values are 0.1µF to 1µF.

For applications with multiple gate driver ICs (for example a full-bridge converter as shown in Figure 1), one larger electrolytic (C_{V1}) can be used and the two ceramic caps (C_{V2} , C_{V3}) should be used close to the Vcc pin (see PCB Layout section also).

High-Voltage Decoupling Capacitors

Considering the performance of the whole half-bridge, it is important to have appropriate high-voltage decoupling capacitors (see C_{HV1} , C_{HV2} and C_{HV3} in Figure 1). For best stability (best high-frequency performance), C_{HV2} and C_{HV3} are small ceramic capacitors (say 1µF 450V) placed close to the drain of the MOSFETs at the half-bridge (less than 25mm); and C_{HV1} is the electrolytic bulk capacitor which is typically part of the on board power supply. If the small decoupling capacitors (C_{HV2} and C_{HV3}) are not used, then for optimal operation, the bulk capacitor (C_{HV1}) should be close to the drain of the MOSFETs (less than 25mm).

Start Up Sequence

To ensure that the Absolute Maximum Specifications for the inputs are met (see Figure 8), a correct start up sequence should be followed. The inputs cannot go above VCC, hence VCC should be powered up first before any signal is applied to IN and SD*. To enable the outputs to follow the inputs at startup, VCC should be greater than UVLO+ (8.9V typ.) before any PWM signal is applied to the inputs.

n		**	
Logic Input Voltage (IN and SD*)	V _{IN}	-0.3 to V _{CC} + 0.3	V

Figure 8. Absolute Maximum Specification for input pins

Input Resistors

The IC PWM inputs, IN and SD^{*}, are very high impedance inputs with pull-down resistors for both inputs to COM (see Figure 9). The pull-down resistors have an approximate value of $200k\Omega$.




Figure 9. Input Logic for DGD2184M



Separate Logic Ground

In some system designs, to better separate the greater ringing on power ground from logic ground, a separate power ground and logic ground is used. DGD21844M has a V_{SS} pin, and internally the logic ground (V_{SS}) and power ground (COM) are separated. The V_{SS} pin is rated to operate from -5V to +5V (where 0V is COM, power ground).

External Deadtime Control

The DGD2184M and DGD21844M are half-bridge gate drivers with integrated deadtime. The DGD2184M has a set deadtime and the DGD21844M has a deadtime that can be controlled by an external resistor from DT pin to GND. For an RDT= 0Ω (DT pin shorted to GND), the tdt = 400ns typical; for an RDT= $200k\Omega$, the tdt = 5µs typical.

Matching Gate Driver with MOSFET or IGBT

IC drive current and MOSFET/IGBT gate charge

Gate Driver ICs are defined by their output drive current, their ability to source current to the gate of the MOSFET/IGBT at turn on and to sink current from the gate of the MOSFET/IGBT at turn off. For the DGD2184M, the drive current is IO+=1.9A typical and IO-=2.3A typical.

For a given MOSFET/IGBT, with the known drive current of the DGD2184M, you can calculate how long it will take to turn on/off the MOSFET/IGBT with the equation:

t = Qg/I

Qg = total charge of the MOSFET/IGBT as provided by the datasheet I = sink/source capability of the gate driver IC t = calculated rise/fall time with the given charge and drive current

For example with Diodes Incorporated's (Diodes) DGTD65T15H2TF, 650V IGBT, Qg = 61nC; and with the DGD2184M I_{0+}/I_{0-} , tr = 32ns and tf = 26ns. These are estimates, as the total charge given in the datasheet may not be the same conditions in the application. Also, the addition of a gate resistor will increase the tr and tf.

Unexpected shoot through with dV_{DS}/dt

Unwanted MOSFET turn-on, caused by $C_{GD} x \, dV_{DS}/d_t$ (see Figure 10) is often the cause of unexplained shoot through in the half-bridge circuit. Depending on the ratio of the C_{GS}/C_{GD} , when the dV_{DS}/d_t across low-side MOSFET (Q2) occurs (i.e. when high-side MOSFET turns on), there can be a voltage applied to the gate of the Q2 MOSFET, turning on Q2 and causing shoot through. In effect, a gate bouncing occurs causing a ringing on the VS line and the power ground.




Figure 10. Unexpected shoot through with dV_{DS}/d_t

Considering Figure 10, $I_{GD} = C_{GD} \times dV_{DS}/d_t$

 I_{GD} will flow towards the resistive load (and small inductive due to parasitics) of the gate driver and the C_{GS} of the MOSFET. Hence this unwanted condition may be minimized by looking at the Ciss/Cres in the MOSFET datasheet (Ciss/Cres gives an indication of C_{GS}/C_{GD}); having a Ciss/Cres as large as possible will minimize this phenomenon. Additionally, an external capacitor can be added to the gate-source of the MOSFET (for example 1nF) which will increase C_{GS}/C_{GD} .



Minimum Pulse Requirement

The DGD2184M and DGD21844M have an RC filter on the input lines to be more resilient in noisy environments. With a rising edge at the input to the gate driver, and then after the propagation delay of the IC, delay from gate resistor, and rise time of the MOSFET, the half-bridge will turn on producing bus voltage at the output. This MOSFET turn on produces significant system noise. For optimal operation, it is suggested to provide a minimum pulse width at the input to the IC from the MCU to ensure the turn off occurs after this event. As a rule of thumb, this minimum pulse should be 2x dead time for half-bridge drivers; hence for the DGD2184M and DGD21844M, the minimum pulse recommended at the logic inputs is 800ns, and for the DGD21844M the minimum pulse recommended is 2x tdt (external resistor setting).

As a half-bridge driver, when IN goes high, the LO responds first (going low) after toff propagation delay, then if the input pulse is greater than the deadtime, the HO will go high. The opposite occurs with a falling edge of IN (HO turns off first then after deadtime LO goes high). Hence with a short pulse, 50ns – 600ns, only LO will respond to a pulse at the input. But if the IN pulse is greater than about 600ns (with min. deadtime) then a typical half-bridge response is expected: LO will go low, HO will go high for a period, then HO low and LO high after deadtime.

PCB layout suggestions

Layout plays an important role in minimizing unwanted noise coupling, unpredicted glitches, and abnormal operation which can arise from poor layout of the associated components. Figure 11 shows a schematic with parasitic inductances in the high-current path (L_{P1} , L_{P2} , L_{P3} , L_{P4}), which would be caused by inductance in the metal of the trace. Considering Figure 11, the length of the tracks in red should be minimized, and the bootstrap capacitor (C_B) and the decoupling capacitor (C_D) should be low ESR ceramic capacitors placed as close to the IC as possible. Finally, the gate resistors (R_{GH} and R_{GL}) and the sense resistor (R_S) should be surface mount devices. These suggestions will reduce the parasitics due to the PCB traces.




Figure 11. Layout suggestions for DGD2184M in a half-bridge, lines in red should be as short as possible




Figure 12. Schematic for layout example in Figure 13






Figure 13. Layout of the schematic shown in Figure 12, DGD2184M in SO-8, MOSFETs in TO-220, and only bottom of bulk electrolytic capacitor (C2) shown



IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.

5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<u>https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/</u>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners. © 2024 Diodes Incorporated. All Rights Reserved.

www.diodes.com