AN1154

DGD2103M Application Note

The DGD2103M, half-bridge gate driver is used to optimally drive the gate of MOSFETs or IGBTs. Below (Figure 1) is an example application using the DGD2103M with MOSFETs to make three half-bridge circuits used to drive a three-phase motor. Typical motor applications are AC Induction motors, PMSMs, and BLDC motors. DGD2103M can also be used in power supplies. In this application note, the important parameters needed to design in the DGD2103M are discussed; main sections are bootstrap resistor, diode, and capacitor selection, gate driver component selection, decoupling capacitor discussion, and PCB layout suggestions.

![Diagram of a three-phase motor driver application example of DGD2103M]

Figure 1. Three Phase Motor Driver application example of DGD2103M
Bootstrap Component Selection

Bootstrap Resistor

Considering Figure 1, when the low-side MOSFET (Q2, Q4, or Q6) turns on, Vs pulls to GND and the bootstrap capacitor (C_{BS1}, C_{BS2}, or C_{BS3}) is charged. When the high-side MOSFET (Q1, Q3, or Q5) is turned on, V_s swings above Vcc and the charge on the bootstrap capacitor (C_{BS}) provides current to drive the IC high-side gate driver. The first charge of C_{BS} from Vcc through the bootstrap resistor (R_{BS1}, R_{BS2}, or R_{BS3}) and bootstrap diode (D_{BS1}, D_{BS2}, or D_{BS3}) occurs when power is first applied and the low-side turns on the first time. At this time the charge current is the largest as typically C_{BS} is not discharged fully at each cycle.

A bootstrap resistor (R_{BS}) is included in the bootstrap circuit to limit the inrush current that charges C_{BS} when Vs pulls below Vcc; this inrush current is largest with the first charge. Limiting inrush current is desirable to limit noise spike on Vs and COM, potentially causing shoot-through. The amplitude and length of time of the inrush current is determined mostly by the component value of R_{BS} and C_{BS} as well as Vcc level. The aim in resistor selection for the application is to slow down the inrush current but have minimal effect on the V_{BS} turn on.

Typically, values for R_{BS} are 3Ω to 100Ω, enough to dampen the inrush current but have little effect on the V_{BS} turn on. Figures 2-5 illustrate the effect of different R_{BS} values.

![Figure 2. Bootstrap Peak inrush current ≈3A with RBS=3Ω, CBS=2.2µF](image2)

![Figure 3. Bootstrap Peak inrush current ≈1.2A with RBS=10Ω, CBS=2.2µF](image3)

![Figure 4. VBS Rise Time (11.8µs) with RBS=3Ω, CBS=2.2µF](image4)

![Figure 5. VBS Rise Time (20.5µs) with RBS=10Ω, CBS=2.2µF](image5)
Bootstrap Diode

The chosen bootstrap diode (D_{BS}) should be rated higher than the maximum rail voltage since the diode must be able to block the full rail voltage and any spikes seen at the V_{S} node. The diode’s current rating is simply the product of total charge (Q_T) required by the HVIC (High Voltage Integrated Circuit) and the switching frequency. An ultrafast recovery diode is recommended to minimize any delay of charging the C_{BS} cap. A 1A ultrafast recovery diode is typical for DGD2103M applications.

Bootstrap Capacitor

The initial step in determining the value of the bootstrap capacitor is to determine the minimum voltage drop (∆V_{BS}) that can be guaranteed when the high-side device is turned on. In other words, the minimum gate-source voltage (V_{GS,min}) must be greater than the UVLO of the high-side circuit, specifically V_{BSUV} level. Therefore, if V_{GS,min} is the minimum gate-source voltage such that:

\[ V_{GS\_min} > V_{BSUV} \]

Then:

\[ \Delta V_{BS} = V_{cc} - V_{f} - V_{GS\_min} - V_{X} \]

Where:
- V_{cc} is the supply voltage to the DGD2103M
- V_{f} is the voltage drop across the bootstrap diode (D_{BS})
- V_{X} is the voltage drop across the MOSFET

V_{X} is calculated as the current seen across low-side MOSFET multiplied by its R_{DS,ON} and is simply V_{CE,ON} at the specific output current if an IGBT were used instead.

In addition to the voltage drops across these components, other factors that cause V_{BS} to drop are leakages, charge required to turn on the power devices, and duration of the high-side on time. The total charge (Q_T) required by the gate driver then equals:

\[ Q_T = Q_G + Q_{LS} + \left[ I_{LK\_N} \right] \times T_{H\_ON} \]

Where:
- Q_{G} = gate charge of power device
- Q_{LS} = level shift charge required per cycle
- T_{H\_ON} = high-side on time
- I_{LK\_N} = sum of all leakages that include:
  - I_{GSS\_GES}: Gate-source leakage of the power device
  - I_{LK\_DB}: Bootstrap diode leakage
  - I_{LK\_IC}: Offset supply leakage of HVIC
  - I_{Q\_BS}: Quiescent current for high-side supply
  - I_{LK\_CBS}: Bootstrap capacitor leakage

Bootstrap capacitor leakage (I_{LK\_CBS}) only applies to electrolytic types. Therefore, it is best not to use an electrolytic capacitor. Thus, bootstrap capacitor leakages will not be included in the calculations.

Q_{LS} is not listed in the datasheet; depending on the process technology, it could range anywhere from 3-20nC for 500V to 1200V process respectively. Assuming a value of 10nC for the 600V process should be sufficient with added margin.

From the basic equation, then the minimum bootstrap capacitor is calculated as:

\[ C_{BS\_min} :\geq Q_T / \Delta V_{BS} \]

Example using MOSFET, DMNH6021SK3Q

HVIC=DGD2103M

V_{cc} = 12V
Q_{G} = 20nC
I_{GSS} = 100nA
T_{H\_ON} = 10\mu s
R_{DS,V_{ON}} = 25m\Omega max, 125°C
I_{f} = 5A
I_{D\_BS} = 230\mu A
I_{LK\_IC} = 50\mu A
Q_{LS} = 10nC
V_{F} = 1.0V
I_{LK\_DB} = 100\mu A
V_{G_{BSmin}} = 10.0V
From equations:

\[ \Delta V_{BS} = 12V - 1.0V - 10V - (0.625V) = 0.375V \]

\[ Q_T = Q_0 + Q_{LS} + (I_{L,K,N} \times T_{H,ON}) \]

where \( I_{L,K,N} \times T_{H,ON} = 3.8nC \)

\[ = 20nC + 10nC + 3.8nC \]

\[ = 33.8nC \]

Thus \( C_{BS} \text{ min} = \frac{33.8nC}{0.375V} = 90nF. \]

The bootstrap capacitor calculated in the above example is the minimal value required to supply the needed charge. It is recommended that a margin of 2-3 times the calculated value be used. Utilizing values lower than this could result in over charging of the bootstrap capacitor especially during –VS transients.

Typically for motor driver applications \( C_{BS} = 1\mu F \) to 10\( \mu F \) are used; also, it is recommended to use low ESR ceramic capacitors as close to the \( V_B \) and \( V_S \) pin as possible (see PCB layout suggestions section).

**Gate Resistor Component Selection**

The most crucial time in the gate drive is the turn on and turn off of the MOSFET, and performing this function quickly, but with minimal noise and ringing is key. Too fast a rise/fall time can cause unnecessary ringing and poor EMI, and too slow a rise/fall time will increase switching losses in the MOSFET.

Considering the gate driver components for DGD2103M in Figure 6, with the careful selection of \( R_{G1} \) and \( R_{RG1} \), it is possible to selectively control the rise time and fall time of the gate drive. For turn on, all current will go from the IC through \( R_{G1} \) and charge the MOSFET gate capacitor, hence increasing or decreasing \( R_{G1} \) will increase or decrease rise time in the application. With the addition of \( D_{RG1} \), the fall time can be separately controlled as the turn off current flows from the MOSFET gate capacitor, through \( R_{RG1} \) and \( D_{RG1} \) to the driver in the IC to VS for high-side and COM for low-side. So, increasing or decreasing \( R_{RG1} \) will increase or decrease the fall time. Sometimes finer control is not needed and only \( R_{G1} \) and \( R_{G2} \) is used.

Increasing turn on and turn off has the effect of limiting ringing and noise due to parasitic inductances, hence with a noisy environment, it may be necessary to increase the gate resistors. Gate component selection is a compromise of faster rise time with more ringing, and a poorer EMI but better efficiency, and a slower rise time with better EMI, better noise performance but poorer efficiency. The exact value depends on the parameters of the application. Generally, for motors the switching speed is slower, and the application has more inherent noise, higher values are recommended, for example \( R_G = 200 \Omega \) - 1000Ω.

To have equal switching times for high-side and low-side, it is recommended that the gate driver components for high-side and low-side are mirrored. For example \( R_{RG1} = R_{RG2}, D_{RG1} = D_{RG2} \) and \( R_{G1} = R_{G2}. \)
Decoupling Capacitor Selection

For optimal operation, Vcc decoupling is crucial for all gate driver ICs. With poor decoupling, larger Vcc transients will occur at the IC when switching, and for greater and longer Vcc drop the IC can go into UVLO.

As shown Figure 7, two decoupling capacitors are recommended \( C_{V1} \) and \( C_{V2} \). \( C_{V1} \) can be a larger electrolytic, for example 47\( \mu \)F, 50V and is used to dampen low frequency drains on supply. \( C_{V1} \) does not need to be right next to the IC. But \( C_{V2} \) is used to decouple faster edge changes to Vcc, and should be a low ESR ceramic capacitor placed close to the Vcc pin. This component provides stability when Vcc is quickly pulled down with load from the IC; typical values are 0.1\( \mu \)F to 1\( \mu \)F.

For applications with multiple gate driver ICs (for example BLDC motor drive with 3 x gate drivers as shown in Figure 1), one larger electrolytic \( (C_{V1}) \) can be used and the three ceramic caps \( (C_{V2}, C_{V3}, C_{V4}) \) should be used close to the Vcc pin (see Layout section also).

Input Resistors

The IC PWM inputs, HIN and LIN*, are very high impedance inputs with a pull down resistor (HIN) to COM, and a pull up resistor (LIN*) to an internal 5V supply (see Figure 8). The pull down resistor on HIN has a value of 1.5M\( \Omega \) and the pull up resistor on LIN* has a value of 1.5M\( \Omega \).

The DGD2103M will function with the HIN and LIN* pins tied together using only a single input. In this configuration, the input logic will insert a deadtime of 420ns to ensure there is a deadtime between LO falling and HO rising as well as HO falling and LO rising (to prevent shoot-through for MOSFETs). Note, because of the pull up and pull down, and when HIN and LIN* are tied together but left open, the voltage on the input will be about 2.5V. In this situation, HO will turn on and LO will turn off, but it is near the threshold and not recommended to operate there. Hence if HIN and LIN* are tied together it is recommended for the MCU output to be either high (for example 3.3V) or pulled low and not left open.
Matching Gate Driver with MOSFET or IGBT

IC drive current and MOSFET/IGBT gate charge

Gate Driver ICs are defined by their output drive current, its ability to source current to the gate of the MOSFET/IGBT at turn on and to sink current from the gate of the MOSFET/IGBT at turn off. For the DGD2103M, the drive current is $I_{O+}=290\text{mA}$ typical and $I_{O-}=600\text{mA}$ typical.

For a given MOSFET/IGBT, with the known drive current of the DGD2103M, you can calculate how long it will take to turn on/off the MOSFET/IGBT with the equation:

$$t = \frac{Q_g}{I}$$

$Q_g$ = total charge of the MOSFET/IGBT as provided by the datasheet
$I$ = sink/source capability of the gate driver IC
$t$ = calculated rise/fall time with the given charge and drive current

For example with the Diodes’ DGTD65T15H2TF, 650V IGBT, $Q_g = 61\text{nC}$; and with the DGD2103M $I_{O+}/I_{O-}$, $tr = 210\text{ns}$ and $tf = 102\text{ns}$. These are estimates as the total charge given in the datasheet may not be the same conditions in the application. Also, an addition of a gate resistor will increase the $tr$ and $tf$.

Unexpected shoot-through with $dV_{ds}/dt$

Unwanted MOSFET turn-on, caused by $C_{gd} \times dV_{ds}/dt$ (see Figure 9) is often the cause of unexplained shoot through in the half-bridge circuit. Depending on the ratio of the $C_{gs}/C_{gd}$, when the $dV_{ds}/dt$ across low-side MOSFET (Q2) occurs (i.e when high-side MOSFET turns on), there can be a voltage applied to the gate of the Q2 MOSFET, turning on Q2 and causing shoot through. In effect a gate bouncing occurs causing a ringing on the VS line and the power ground.

Considering Figure 9,

$$I_{gd} = C_{gd} \times dV_{ds}/dt$$

$I_{gd}$ will flow towards the resistive load (and small inductive due to parasitics) of the gate driver and the $C_{gs}$ of the MOSFET. Hence this unwanted condition may be minimized by looking at the $Ciss/Cres$ in the MOSFET datasheet ($Ciss/Cres$ gives an indication of $C_{gs}/C_{gd}$); having a $Ciss/Cres$ as large as possible will minimize this phenomenon. Also an external capacitor can be added to the gate-source of the MOSFET (for example 1nF) which will increase $C_{gd}/C_{gd}$.

Minimum Pulse Requirement

The DGD2103M has RC filter on the input lines to be more resilient in noisy environments. With a rising edge at the input to the gate driver, and then after the propagation delay of the IC, delay from gate resistor, and rise time of the MOSFET, the half-bridge will turn on producing bus voltage at the output. This MOSFET turn on produces significant system noise. For optimal operation, it is suggested to provide a minimum pulse width at the input to the IC from the MCU to ensure the turn off occurs after this event. As a rule of thumb, this minimum pulse should be 2 x deadtime for half-bridge gate drivers; hence for the DGD2103M, the minimum pulse recommended at the logic inputs is 840ns.
PCB layout suggestions

Layout plays an important role in minimizing unwanted noise coupling, unpredicted glitches, and abnormal operation which can arise from poor layout of the associated components. Figure 10 shows a schematic with parasitic inductances in the high-current path (L_{P1}, L_{P2}, L_{P3}, L_{P4}), which would be caused by inductance in the metal of the trace. Considering Figure 10, the length of the tracks in red should be minimized, and the bootstrap capacitor (C_B) and the decoupling capacitor (C_D) should be placed as close to the IC as possible as well as use low ESR ceramic capacitors. And finally, the gate resistors (R_{GH} and R_{GL}) and the sense resistor (R_S) should be surface mount devices. These suggestions will reduce the parasitics due to the PCB traces.

![Figure 10. Layout suggestions for DGD2103M in a half-bridge, lines in red should be as short as possible.](image)

![Figure 11. Schematic for layout example in Figure 12](image)
Fig 12. Layout of the schematic shown in Figure 11, DGD2103M in SO-8, all routing and components on top side except for HIN and LIN* from input
IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:
   1. are intended to implant into the body, or
   2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.