




Low-Power 12-Output ZDB / Fanout Clock Buffer for PCle 6.0 and UPI

#### **Description**

The DIODES PI6CBE33125 is a low-power PCIe® 1.0/2.0/3.0/ 4.0/5.0/6.0 clock buffer. It takes a reference input to fanout twelve 100MHz low-power differential HCSL outputs with on-chip terminations for  $85\Omega$  output impedance. It supports both zero-delay and fanout buffer functions for various applications. An individual OE pin for each output provides easier power management. It uses Diodes proprietary PLL design to achieve very-low jitter that meets PCIe 1.0/2.0/3.0/4.0/5.0/6.0 requirements. Other than PCIe 100MHz support, this device also supports 133.33MHz via a pin.

#### **Block Diagram**



#### **Features**


- Twelve Differential Low-Power HCSL Outputs with On-Chip Termination
- Default  $Z_{OUT} = 85\Omega$
- Spread Spectrum Tolerant
- Individual Output Enable
- Selectable PLL Bandwidths
- Hardware/SMBus Control of ZDB and Fanout Buffer Modes
- Up to 9 Selectable SMBus Addresses
- 1 to 400MHz Fanout Buffer Operation
- 100MHz and 133.33MHz ZDB Mode
- Differential Output-to-output Skew <50ps
- Very Low Jitter Outputs
  - Differential Cycle-to-cycle Jitter <50ps</li>
  - Fanout Buffer Mode Additive Phase Jitter
    - PCIe 6.0 CC: 0.012 ps
    - DB2000Q Additive Jitter: 0.02ps
  - ZDB Mode Phase Jitter
    - PCIe 6.0 CC: RMS 0.01 ps
    - QPI/UPI 11.4GB/s: 0.14ps RMS
    - IF-UPI: RMS 0.15 ps
- 3.3V Core Supply Voltage
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.
  - https://www.diodes.com/quality/product-definitions/
- Packaging (Pb-free & Green):
  - 64-lead, 9mm × 9mm TQFN (ZD)

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds. 1





## **Pin Configuration**



#### **Pin Description**

Pin Number	Pin Name	Туре		Description
1	VDDA	Power	_	Analog VDD
2	GNDA	Power	_	Analog ground
3	NC	_	_	Internal connected for feedback loop. Do not connect this pin.
4	100M_133M#	Input	CMOS	Latch to select frequency. This pin has internal pullup resistor. See Frequency Select Table
5	BW_SEL_TRI	Input	Tri-level	Latch to select low-loop bandwidth, bypass PLL, and high-loop bandwidth. This pin has internal pullup resistor
6	PD#	Input	CMOS	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode; subsequent high assertions exit Power Down Mode. This pin has internal pullup resistor.
7	GNDR	Power	_	Analog ground for receiver





Pin Number	Pin Name	Ту	pe	Description
8	VDDR	Power	_	Analog VDD for receiver
9	IN+	Input	HCSL	Differential true clock input
10	IN-	Input	HCSL	Differential complementary clock input
11	SADR0_TRI	Input	Tri-level	Latch to select SMBus Address. This pin has an internal pulldown.
12	SDATA	Input/ Output	CMOS	SMBUS Data line, 3.3V tolerant
13	SCLK	Input	CMOS	SMBUS clock input, 3.3V tolerant
14	SADR1_TRI	Input	Tri-level	Latch to select SMBus Address. This pin has an internal pulldown.
15	FBOUT_NC-	_	_	Complementary differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get zero propagation delay.
16	FBOUT_NC+	_	_	True differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get zero propagation delay.
17	Q0+	Output	HCSL	Differential true clock output
18	Q0-	Output	HCSL	Differential complementary clock output
19	OE0#	Input	CMOS	Active low input for enabling Q0 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs
20	OE1#	Input	CMOS	Active low input for enabling Q1 pair. This pin has an internal pulldown. $1 = disable$ outputs, $0 = enable$ outputs
21	Q1+	Output	HCSL	Differential true clock output
22	Q1-	Output	HCSL	Differential complementary clock output
23, 33, 41, 48, 58	GND	Power	_	Ground
24, 40, 57	$V_{\mathrm{DD}}$	Power	_	Power supply, nominal 3.3V
25, 32, 49, 56	VDDO	Power	_	Power supply for differential outputs
26	Q2+	Output	HCSL	Differential true clock output
27	Q2-	Output	HCSL	Differential complementary clock output
28	OE2#	Input	CMOS	Active low input for enabling Q2 pair. This pin has an internal pulldown. $1 = \text{disable outputs}, 0 = \text{enable outputs}$
29	OE3#	Input	CMOS	Active low input for enabling Q3 pair. This pin has an internal pulldown. $1 = \text{disable outputs}, 0 = \text{enable outputs}$
30	Q3+	Output	HCSL	Differential true clock output
31	Q3-	Output	HCSL	Differential complementary clock output
34	Q4+	Output	HCSL	Differential true clock output
35	Q4-	Output	HCSL	Differential complementary clock output
36	OE4#	Input	CMOS	Active low input for enabling Q4 pair. This pin has an internal pulldown. $1 = $ disable outputs, $0 = $ enable outputs





Pin Number	Pin Name	Ту	ре	Description
37	OE5#	Input	CMOS	Active low input for enabling Q5 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs
38	Q5+	Output	HCSL	Differential true clock output
39	Q5-	Output	HCSL	Differential complementary clock output
42	Q6+	Output	HCSL	Differential true clock output
43	Q6-	Output	HCSL	Differential complementary clock output
44	OE6#	Input	CMOS	Active low input for enabling Q6 pair. This pin has an internal pulldown. 1 =disable outputs, 0 = enable outputs
45	OE7#	Input	CMOS	Active low input for enabling Q7 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs
46	Q7+	Output	HCSL	Differential true clock output
47	Q7-	Output	HCSL	Differential complementary clock output
50	Q8+	Output	HCSL	Differential true clock output
51	Q8-	Output	HCSL	Differential complementary clock output
52	OE8#	Input	CMOS	Active low input for enabling Q8 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs
53	OE9#	Input	CMOS	Active low input for enabling Q9 pair. This pin has an internal pulldown. 1 = disable outputs, 0 = enable outputs
54	Q9+	Output	HCSL	Differential true clock output
55	Q9-	Output	HCSL	Differential complementary clock output
59	Q10+	Output	HCSL	Differential true clock output
60	Q10-	Output	HCSL	Differential complementary clock output
61	OE10#	Input	CMOS	Active low input for enabling Q10 pair. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
62	OE11#	Input	CMOS	Active low input for enabling Q11 pair. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
63	Q11+	Output	HCSL	Differential true clock output
64	Q11-	Output	HCSL	Differential complementary clock output
EPAD	EPAD	Power	_	Connect to ground





#### **SMBus Address Selection Table**

	SADR1_tri	SADR0_tri	Address
	0	0	D8
	0	M	DA
	0	1	DE
State of SADR on first application of PD#	M	0	C2
	M	M	C4
	M	1	C6
	1	0	CA
	1	M	CC
	1	1	CE

## **Power Management Table**

PD#	IN	SMBus OE bit	OEn#	Qn+	Qn-	PLL Status
0	X	X	X	Low	Low	Off
1	Running	0	X	Low	Low	On <sup>(1)</sup>
1	Running	1	0	Running	Running	On <sup>(1)</sup>
1	Running	1	1	Low	Low	On <sup>(1)</sup>

Note:

### **PLL Operating Mode Select Table**

BW_SEL_TRI	Operating Mode	PLL
0	PLL with Low Bandwidth	Running
M	PLL Bypass	Off
1	PLL with High Bandwidth	Running

## **Frequency Select Table**

100M_133M#	IN (MHz)	Qn (MHz)
0	133.33	133.33
1 (default)	100	100

<sup>1.</sup> If PLL Bypass mode is selected, the PLL will be off and outputs will be running.





### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Supply Voltage to Ground Potential, V <sub>DDxx</sub> 0.5V to +4.6V
Input Voltage –0.5V to V <sub>DD</sub> +0.5V, not exceed 4.6V
SMBus, Input High Voltage
ESD Protection (HBM)
Junction Temperature125°C max

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Operating Conditions**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V <sub>DD</sub> , V <sub>DDA</sub> , V <sub>DDR</sub>	Power Supply Voltage	_	3.135	3.3	3.465	V
$V_{\mathrm{DDO}}$	Output Power Supply Voltage	_	0.95	1.05-3.3	3.465	V
$I_{DDA}$	Analog Power Supply Current	$V_{\mathrm{DDA}}$ , PLL mode, All outputs active @ 100MHz	_	20	25	mA
$I_{DD}$	Power Supply Current	$V_{\rm DD} + V_{\rm DD\_R}$ , All outputs active @ 100MHz	_	46	55	mA
$I_{\mathrm{DDO}}$	Power Supply Current for Outputs <sup>(2)</sup>	V <sub>DDO</sub> , PLL mode, All outputs active @ 100MHz	_	90	110	mA
I <sub>DDA_PD</sub>	Analog Power Supply Power Down <sup>(1)</sup> Current	$V_{\mathrm{DDA}}$ , PLL mode, All outputs LOW/LOW	_	0.55	1	mA
I <sub>DD_PD</sub>	Power Supply Power Down <sup>(1)</sup> Current	V <sub>DD +</sub> V <sub>DD_R</sub> , All outputs LOW/LOW	_	0.9	1.1	mA
I <sub>DDO_PD</sub>	Power Supply Current Power Down <sup>(1)</sup> for Outputs	V <sub>DDO</sub> , All outputs LOW/LOW	_	1.75	2.5	mA
T <sub>A</sub>	Ambient Temperature	Industrial grade	-40	_	85	°C

#### Note:

- 1. Input clock is not running.
- 2. Outputs drive 10 inch trace.

## **Input Electrical Characteristics**

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
R <sub>pu</sub>	Internal Pullup Resistance	_	_	120	_	ΚΩ
R <sub>dn</sub>	Internal Pulldown Resistance	_	_	120	_	ΚΩ
L <sub>PIN</sub>	Pin Inductance	_	_	_	7	nН





#### **SMBus Electrical Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
$V_{\mathrm{DDSMB}}$	Nominal Bus Voltage	_	2.7	_	3.6	V
		SMBus, $V_{DDSMB} = 3.3V$	2.1	_	3.6	
V <sub>IHSMB</sub>	SMBus Input High Voltage	SMBus, V <sub>DDSMB</sub> < 3.3V	0.65* V <sub>DDSMB</sub>	_	_	V
17	SMBus Input Low Voltage	SMBus, $V_{DDSMB} = 3.3V$	_	_	0.8	V
V <sub>ILSMB</sub>		SMBus, V <sub>DDSMB</sub> < 3.3V	_	_	0.8	
I <sub>SMBSINK</sub>	SMBus Sink Current	SMBus, at V <sub>OLSMB</sub>	4	_	_	mA
V <sub>OLSMB</sub>	SMBus Output Low Voltage	SMBus, at I <sub>SMBSINK</sub>	_	_	0.4	V
$f_{MAXSMB}$	SMBus Operating Frequency	Maximum frequency	_	_	500	kHz
t <sub>RMSB</sub>	SMBus Rise Time	(Max V <sub>IL</sub> - 0.15) to (Min V <sub>IH</sub> + 0.15)	_	_	1000	ns
t <sub>FMSB</sub>	SMBus Fall Time	(Min $V_{IH}$ + 0.15) to (Max $V_{IL}$ - 0.15)	_	_	300	ns

### **LVCMOS DC Electrical Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
$V_{\mathrm{IH}}$	Input High Voltage	Single-ended inputs, except SMBus	0.75* V <sub>DD</sub>	_	V <sub>DD</sub> +0.3	V
V <sub>IM</sub>	Input Mid Voltage	SADR0_TRI, SADR1_TRI, BW_SEL_TRI	$0.4 \mathrm{V}_\mathrm{DD}$	$0.5 \mathrm{V}_\mathrm{DD}$	$0.6 \mathrm{V}_\mathrm{DD}$	V
$V_{\rm IL}$	Input Low Voltage	Single-ended inputs, except SMBus	-0.3		0.25 V <sub>DD</sub>	V
$I_{IH}$	Input High Current	Single-ended inputs, $V_{IN} = V_{DD}$	_	_	5	μΑ
$I_{IL}$	Input Low Current	Single-ended inputs, $V_{IN} = 0V$	-5	_	_	μΑ
$I_{\mathrm{IH}}$	Input High Current	Single-ended inputs with pullup/pulldown resistor, $V_{\mathrm{IN}} = V_{\mathrm{DD}}$	_	-	50	μΑ
$I_{\mathrm{IL}}$	Input Low Current	Single-ended inputs with pullup/pulldown resistor, $V_{\rm IN}$ = 0V	-50	_	_	μΑ
C <sub>IN</sub>	Input Capacitance	_	1.5	_	5	pF

#### **LVCMOS AC Electrical Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
t <sub>OELAT</sub>	Output Enable Latency	Q start after OE# assertion Q stop after OE# deassertion	4	5	10	clocks
t <sub>PDLAT</sub>	PD# Deassertion	Differential outputs enable after PD# deassertion	_	20	300	μs





### **HCSL Input Characteristics**(1)

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
V <sub>IHDIF</sub>	Diff. Input High Voltage <sup>(3)</sup>	IN+, IN-, single-end measurement	600	800	1150	mV
V <sub>ILDIF</sub>	Diff. Input Low Voltage <sup>(3)</sup>	IN+, IN-, single-end measurement	-300	0	300	mV
V <sub>COM</sub>	Diff. Input Common Mode Voltage		150	_	900	mV
V <sub>SWING</sub>	Diff. Input Swing Voltage	Peak to peak value (V <sub>IHDIF</sub> - V <sub>ILDIF)</sub>	300	_	2900	mV
f <sub>INBP</sub>	Input Frequency	PLL Bypass mode	1	_	400	MHz
f <sub>IN100</sub>	Input Frequency	100MHz PLL	98.5	100	102.5	MHz
f <sub>IN133</sub>	Input Frequency	133MHz PLL	132	133.33	135	MHz
f <sub>MODI</sub> - PCIe	Input SS Modulation Freq. PCIe	Allowable frequency for PCIe applications (Triangular Modulation)	30	_	33	kHz
$t_{STAB}$	Clock stabilization	From $V_{DD}$ Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock	_	0.75	1.0	ms
$t_{RF}$	Diff. Input Slew Rate <sup>(2)</sup>	Measured differentially with 10 inch trace. Please refer to test load Figure 1	0.4	_	_	V/ns
I <sub>IN</sub>	Diff. Input Leakage Current	$V_{IN} = V_{DD}, V_{IN} = GND$	-5	0.01	5	uA
$t_{DC}$	Diff. Input Duty Cycle	Measured differentially	45	_	55	%
tj <sub>c-c</sub>	Diff. Input Cycle to cycle jitter	Measured differentially	_	_	125	ps

#### Note:

- 1. Guaranteed by design and characterization, not 100% tested in production
- 2. Slew rate measured through +/-75mV window centered around differential zero
- 3. The device can be driven by a single-ended clock by driving the true clock and biasing the complement clock input to the Vbias, where Vbias is (VIH-VIL)/2

### **HCSL Output DC Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
V <sub>OH</sub>	Output Voltage High <sup>(1)</sup>	Statistical measurement on single-ended	660	_	850	mV
V <sub>OL</sub>	Output Voltage Low <sup>(1)</sup>	signal using oscilloscope math function	-150	_	150	mV
V <sub>OMAX</sub>	Output Voltage Maximum <sup>(1)</sup>	Measurement on single ended signal using	_	_	1150	mV
V <sub>OMIN</sub>	Output Voltage Minimum <sup>(1)</sup>	absolute value	-300	_	_	mV
V <sub>OC</sub>	Output Cross Voltage <sup>(1,2,4)</sup>	_	250	_	550	mV
DV <sub>OC</sub>	V <sub>OC</sub> Magnitude Change <sup>(1,2,5)</sup>	_	_	_	140	mV

#### Note

- 1. At default SMBUS amplitude settings.
- 2. Guaranteed by design and characterization—not 100% tested in production.
- 3. Measured from differential waveform.
- 4. This one is defined as voltage where Q+ = Q- measured on a component test board and only applied to the differential rising edge.
- 5. The total variation of all Vcross measurements in any particular system. This is a subset of Vcross\_min/max allowed.





## **HCSL Output AC Characteristics**

Temperature = T<sub>A</sub>; Supply voltages per normal operation conditions; See test circuits for the load conditions

Symbol	Parameters	Condition	Min.	Тур.	Max.	Units
ſ	Out out Face and	PLL mode 100MHz	98.5	100	102.5	MHz
$f_{OUT}$	Output Frequency	PLL bypass mode	1	_	400	MHz
DIAT	PLL Bandwidth <sup>(1,8)</sup>	-3dB point in High Bandwidth Mode	2	2.65	4	MHz
BW	PLL Bandwidtn (**)	-3dB point in Low Bandwidth Mode	0.7	1.1	1.4	MHz
4:	DI I I'tten Deele'n n	Peak pass band gain, low bandwidth	0	1.2	2	dB
tj <sub>peak</sub>	PLL Jitter Peaking	Peak pass band gain, high bandwidth	0	1.2	2.5	dB
$t_{RF}$	Slew Rate <sup>(1,2,3)</sup>	Scope averaging on fast setting with 10 inch trace. Please refer to test load Figure 1	2.2	3	4.0	V/ns
Dt <sub>RF</sub>	Slew Rate Matching <sup>(1,2,4)</sup>	Scope averaging on	_	8	20	%
t <sub>SKEW</sub>	Output Skew <sup>(1,2)</sup>	Averaging on, $V_T = 50\%$	_	30	50	ps
$t_{DC}$	Duty Cycle <sup>(1,2)</sup>	Measured differentially, PLL Mode	45	50	55	%
t <sub>DCD</sub>	Duty Cycle Distortion <sup>(1,7)</sup>	Measured differentially, PLL Bypass Mode at 100MHz	-3.5	0	3.5	%
	0 1 (12)	PLL mode	_	14	50	ps
tj <sub>c-c</sub>	Cycle-to-Cycle Jitter <sup>(1,2)</sup>	Additive jitter, Bypass mode	_	0.1	1	ps
t <sub>pd_PLL</sub>	Propagation delay	Input to output propagation delay in PLL mode at 100MHz with nominal temperature and voltage	-100	15	100	ps
t <sub>pd_BYP</sub>	Propagation delay	Input to output propagation delay in  ByPass mode at 100MHz with nominal temperature and voltage		2150	2650	ps





## **HCSL Output AC Characteristics (PLL Mode PCIe Phase Jitter)**

Symbol	Parameters	Condition	Min.	Тур.	Max.	Spec Limit	Units
		PCIe 1.0 <sup>(6)</sup>	_	2.5	5	86	ps (p-p)
		PCIe 2.0 Low Band	_	0.025	0.05	3.1	ps
	Integrated Phase Jitter PLL Mode (RMS) <sup>(1,5)</sup>	PCIe 2.0 High Band	_	0.161	0.18	3	ps
tj <sub>PH_PLL_</sub>	Low Bandwidth (Common	PCIe 3.0	_	0.051	0.071	1	ps
	Clocked Architecture)	PCIe 4.0	_	0.051	0.071	0.5	ps
		PCIe 5.0 <sup>(11)</sup>	_	0.013	0.022	0.15	ps
		PCIe 6.0	_	0.01	0.016	0.1	ps
		PCIe 1.0	_	7.8	8.7	_	ps (p-p)
	Integrated Phase Jitter PLL	PCIe 2.0	_	0.139	0.208	_	ps
tj <sub>PH_PLL_</sub>	Mode (RMS) <sup>(1,5)</sup>	PCIe 3.0	_	0.061	0.12	_	ps
SRIS	Low Bandwidth (SRIS Architecture)	PCIe 4.0	_	0.062	0.12	_	ps
		PCIe 5.0 <sup>(11)</sup>	_	0.062	0.105	_	ps
		PCIe 6.0	_	0.05	0.085	_	ps
		PCIe 1.0 <sup>(6)</sup>	_	5.1	6.5	86	ps (p-p)
	Integrated Phase Jitter PLL	PCIe 2.0 Low Band	_	0.026	0.052	3.1	ps
	Mode (RMS) <sup>(1,5)</sup>	PCIe 2.0 High Band	_	0.18	0.24	3	ps
tj <sub>PH_PLL_</sub>	High Bandwidth	PCIe 3.0	_	0.053	0.063	1	ps
	(Common Clocked	PCIe 4.0	_	0.053	0.063	0.5	ps
	Architecture)	PCIe 5.0 <sup>(11)</sup>	_	0.016	0.027	0.15	ps
		PCIe 6.0	_	0.012	0.02	0.1	ps
		PCIe 1.0	_	7.51	8.12	_	ps (p-p)
	Integrated Phase Jitter PLL	PCIe 2.0	_	0.153	0.198	_	ps
tj <sub>PH_PLL_</sub>	Mode (RMS) <sup>(1,5)</sup>	PCIe 3.0	_	0.067	0.087	_	ps
SRIS	High Bandwidth	PCIe 4.0		0.07	0.09		ps
	(SRIS Architecture)	PCIe 5.0 <sup>(11)</sup>	_	0.065	0.111	_	ps
		PCIe 6.0	_	0.056	0.095	_	ps

#### Note:

- $1. \quad Guaranteed \ by \ design \ and \ characterization-not \ 100\% \ tested \ in \ production.$
- 2. Measured from differential waveform.
- $3. \quad \text{Slew rate is measured through the Vswing voltage range centered around differential 0V, within $\pm 150 \text{mV}$ window.}$
- 4. Slew rate matching is measured through  $\pm 75$ mV window centered around differential zero.
- 5. See http://www.pcisig.com for complete specs.
- 6. Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10<sup>-12</sup>.
- 7. Duty cycle distortion is the difference in duty cycle between the output and input clock when the device is operated in the PLL bypass mode.
- 8. The Min and Max values of each BW setting track each other, low BW max will never occur with high BW min.
- 9. Applies to all differential outputs.
- 10. For additive jitter RMS value is calculated by the following equation = SQRT [(total jitter)\*2 (input jitter)\*2].
- 11. PCIe 5.0 v0.9 specification.





### **HCSL Output AC Characteristics (Fanout Buffer Mode Additive Phase Jitter)**

Symbol	Parameters	Condition	Min.	Тур.	Max.	Output Limit	Units
		PCIe 1.0 <sup>(6)</sup>	_	1.2	1.8	86	ps (p-p)
		PCIe 2.0 Low Band	_	0.004	0.015	3	ps
	Additive Integrated Phase Jitter (RMS) <sup>(1,5)</sup> (Common Clocked Architecture)	PCIe 2.0 High Band	_	0.058	0.087	3.1	ps
tj <sub>PH_A_CC</sub>		PCIe 3.0	_	0.019	0.0228	1	ps
		PCIe 4.0	_	0.019	0.0228	0.5	ps
		PCIe 5.0 <sup>(11)</sup>	_	0.014	0.024	0.15	ps
		PCIe 6.0	_	0.012	0.020	0.10	ps
		PCIe 1.0	_	0.111	0.154	_	ps (p-p)
		PCIe 2.0	_	0.051	0.09	_	ps
	Additive Integrated Phase Jitter (RMS) <sup>(1,5,10)</sup>	PCIe 3.0	_	0.022	0.042	_	ps
tj <sub>PH_A_SRIS</sub>		PCIe 4.0	_	0.023	0.043	_	ps
	(SRIS Architecture)	PCIe 5.0 <sup>(11)</sup>	_	0.024	0.041	_	ps
		PCIe 6.0	_	0.022	0.037	_	ps
tj <sub>PH_A_12k-</sub> 20M	Additive Integrated Phase Jitter $(RMS)^{(1,5,10)}$ 12kHz ~ 20MHz	100MHz, SSC off	_	0.086	0.111	_	ps

#### Note:

- 1. Guaranteed by design and characterization—not 100% tested in production.
- 2. Measured from differential waveform.
- 3. Slew rate is measured through the Vswing voltage range centered around differential 0V, within ±150mV window.
- 4. Slew rate matching is measured through  $\pm 75$  mV window centered around differential zero.
- 5. See http://www.pcisig.com for complete specs.
- 6. Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10<sup>-12</sup>.
- 7. Duty cycle distortion is the difference in duty cycle between the output and input clock when the device is operated in the PLL bypass mode.
- 8. The Min and Max values of each BW setting track each other, low BW max will never occur with high BW min.
- 9. Applies to all differential outputs.
- 10. For additive jitter RMS value is calculated by the following equation = SQRT [(total jitter) $^{*2}$  (input jitter) $^{*2}$ ].
- 11. PCIe 5.0 v0.9 specification.





## HCSL Output Filtered Phase Jitter (QPI\_UPI/DB2000Q)

Symbol	Parameters	Condition	Min.	Тур.	Max.	Spec Limit	Units
		QPI and UPI, 100M or 133.33MHz, 4.8Gbps, 6.4Gbps 12UI	_	0.18	0.38	0.5	ps
tj <sub>PHPLL</sub>	Integrated Phase Jitter PLL Mode (RMS) <sup>(1,5)</sup>	QPI and UPI, 100MHz, 8.0Gbps, 12UI	_	0.17	0.2	0.3	ps
QPI_UPI	Wode (RW)	QPI and UPI, 100MHz, <11.4Gbps, 12UI	_	0.14	0.16	0.2	ps
	Fanout Buffer Mode	QPI and UPI, 100M or 133.33MHz, 4.8Gbps, 6.4Gbps 12UI	_	0.06	0.08	_	ps (p-p)
tj <sub>PH_QPI_</sub> UPI	Additive Integrated Phase	QPI and UPI, 100MHz, 8.0Gbps, 12UI	_	0.06	0.08	_	ps
OPI	Jitter (RMS) <sup>(1,5,10)</sup>	QPI and UPI, 100MHz, <11.4Gbps, 12UI	_	0.03	0.06	_	ps
	PLL Mode IF-UPI phase	Low bandwidth	_	0.15	0.18	1	ps
tj <sub>PH_IFUPI</sub>	jitter	High bandwidth	_	0.18	0.22	1	ps
GPH_IFOPI	Fanout Buffer Mode IF- UPI phase jitter		_	0.08	0.1	1	ps
tj <sub>PH</sub> _ DB2000Q	Fanout Buffer Mode DB2000Q phase jitter		_	0.02	0.03	0.08	ps

#### Note:

- 1. Guaranteed by design and characterization—not 100% tested in production.
- 2. Measured from differential waveform.
- 3. Slew rate is measured through the Vswing voltage range centered around differential 0V, within ±150mV window.
- 4. Slew rate matching is measured through  $\pm 75$ mV window centered around differential zero.
- 5. See http://www.pcisig.com for complete specs.
- 6. Sample size of at least 100k cycles. This can be extrapolated to 108ps pk-pk @ 1M cycles for a BER of 10<sup>-12</sup>.
- 7. Duty cycle distortion is the difference in duty cycle between the output and input clock when the device is operated in the PLL bypass mode.
- 8. The Min and Max values of each BW setting track each other, low BW max will never occur with high BW min.
- 9. Applies to all differential outputs.
- 10. For additive jitter RMS value is calculated by the following equation = SQRT [(total jitter)\* $^2$  (input jitter)\* $^2$ ].
- 11. PCIe 5.0 v0.9 specification.





#### **SMBus Serial Data Interface**

PI6CBE33125 is a slave-only device that supports block read and block write protocol using a single 7-bit address and read/write bit as shown below.

Read and write block transfers can be stopped after any complete byte transfer.

**Address Assignment** 

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	See SMBus Add	dress Selection ta	ıble		1/0

Note: SMBus address is latched on SADR pin

#### **How to Write**

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	8 bits	1 bit	1 bit
Start bit	Add.	W(0)	Ack	Beginning Byte loca- tion = N	Ack	Data Byte count = X	Ack	Beginning Data Byte (N)	Ack	 Data Byte (N+X-1)	Ack	Stop bit

#### **How to Read**

1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	1 bit	7 bits	1 bit	1 bit	8 bits	1 bit	8 bits	1 bit
Start bit	Address	W(0)	Ack	Beginning Byte loca- tion = N	Ack	Repeat Start bit	Address	R(1)	Ack	Data Byte count = X	Ack	Beginning Data Byte (N)	Ack

	8 bits	1 bit	1 bit
	Data Byte	NAck	Stop bit
	(N+X-1)	INACK	Stop bit





## Byte 0: PLL Operating Mode and Frequency Select Register

Bit	<b>Control Function</b>	Description	Туре	Power-up Condition	0	1
7	PLLMODERB1	PLL Mode Readback Bit1	R	Latch	00 = Low BW	ZDB
					01= Fanout mo	ode
6	PLLMODERB0	PLL Mode Readback Bit0	R	Latch	10 = Reserved	
					11 = High BW	ZDB
5	Reserved	_		0	_	_
4	Reserved	_		0	_	_
3	PLL SW Control	PLL Mode control Bit0	RW <sup>(1)</sup>	0	Hardware Latch	SMBus Control
2	PLL mode	PLL Mode 1	RW	1	00 = Low BW	ZDB
					01= Fanout mo	ode
1	PLL mode	PLL Mode 0	RW	1	10 = Reserved	
					11 = High BW	ZDB
0	Frequency Select RB	Frequency select readback	R	Latch	133MHz	100MHz

## Byte 1: Output Enable Register 1

Bit	<b>Control Function</b>	Description	Туре	Power-up Condition	0	1
7	Q7_OE	Q7 output enable	RW	1	Output Low/ Low	OE Pin Control
6	Q6_OE	Q6 output enable	RW	1	Output Low/ Low	OE Pin Control
5	Q5_OE	Q5 output enable	RW	1	Output Low/ Low	OE Pin Control
4	Q4_OE	Q4 output enable	RW	1	Output Low/ Low	OE Pin Control
3	Q3_OE	Q3 output enable	RW	1	Output Low/ Low	OE Pin Control
2	Q2_OE	Q2 output enable	RW	1	Output Low/ Low	OE Pin Control
1	Q1_OE	Q1 output enable	RW	1	Output Low/ Low	OE Pin Control
0	Q0_OE	Q0 output enable	RW	1	Output Low/ Low	OE Pin Control





# Byte 2: Output Enable Register 2

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	_	RW	0	_	_
6	Reserved	_	RW	0	_	_
5	Reserved	_	RW	0	_	_
4	Reserved	_	RW	0	_	_
3	Q11_OE	Q11 output enable	RW	1	Output Low/ Low	OE Pin Control
2	Q10_OE	Q10 output enable	RW	1	Output Low/ Low	OE Pin Control
1	Q9_OE	Q9 output enable	RW	1	Output Low/ Low	OE Pin Control
0	Q8_OE	Q8 output enable	RW	1	Output Low/ Low	OE Pin Control

## Byte 3 and Byte 4: Reserved

## Byte 5: Revision and Vendor ID Register

Bit	<b>Control Function</b>	Description	Туре	Power-up Condition	0	1	
7	RID3		R	0			
6	RID2	Revision ID	R	0	rev = 0000		
5	RID1		R	0			
4	RID0		R	0			
3	PVID3	Vendor ID	R	0	Diodes = 0011		
2	PVID2		R	0			
1	PVID1		R	1			
0	PVID0		R	1			





## **Byte 6: Device ID Register**

Bit	<b>Control Function</b>	Description	Туре	Power-up Condition
7		DID7	R	
6		DID6	R	
5		DID5	R	
4	NIA	DID4	R	0hB7 for PI6CBE33125
3	NA	DID3	R	UNB/ for PI6CBE33125
2		DID2	R	
1		DID1	R	
0		DID0	R	

# **Byte 7: Byte Count Register**

Bit	Control Function	Description	Туре	Power-up Condition	0	1
7	Reserved	_		0	_	_
6	Reserved	_		0	_	_
5	Reserved	_		0	_	_
4	BC4		RW	0	_	_
3	BC3		RW	1	_	_
2	BC2	bytes will be read back on a block read	RW	0	_	_
1	BC1		RW	0	_	_
0	BC0		RW	0	_	_





#### **Test Loads**




Figure 1. Low-Power HCSL Test Circuit




Figure 2. Test Set Up for Phase Jitter Measurement

## **LVDS Output Termination Table**

Component	Receiver with Termination	Receiver without Termination	Unit
R <sub>1a</sub> , R <sub>1b</sub>	10,000	130	Ω
$R_{2a}, R_{2b}$	5600	64	Ω
$C_{\mathbb{C}}$	0.1	0.1	μF
V <sub>CM</sub>	1.2	1.2	V





## **LVDS Output Termination**




Figure 3. Differential Output Driving LVDS

#### **Power Supply**





Figure 4. Power Supply Filter

#### **Thermal Characteristics Table**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$\theta_{JA}$	Thermal Resistance Junction to Ambient	Still air		19.8		°C/W
$\theta_{JC}$	Thermal Resistance Junction to Case			8.3		°C/W

### **Part Marking**








## **Packaging Mechanical**

#### 64-TQFN (ZD)



#### For latest package information:

See http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.






## **Ordering Information**

Ordering Code	Package Code	Package Description	Temperature	Pin 1 Orientation
PI6CBE33125ZDIEX	ZD	64-Contact, Very Thin Quad Flat No-Lead (TQFN)	-40~85°C	Top Right Corner
PI6CBE33125ZDIEX-13R	ZD	64-Contact, Very Thin Quad Flat No-Lead (TQFN)	-40~85°C	Top Left Corner

#### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. I = Industrial
- 5. E = Pb-free and Green
- 6. X suffix = Tape/Reel
- 7. For packaging detail, go to our website at: https://www.diodes.com/assets/MediaList-Attachments/Diodes-Package-Information.pdf

#### **Pin 1 Orientation**







#### **IMPORTANT NOTICE**

- 1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
- 9. This Notice may be periodically updated with the most recent version available at https://www.diodes.com/about/company/terms-and-conditions/important-notice

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners.

© 2023 Diodes Incorporated. All Rights Reserved.

www.diodes.com