Diodes Incorporated
Back to PCI Express (PCIe) Clock Buffers

PI6CB18401

Very Low Power 4-Output PCIe Clock Buffer With On-chip Termination

Contact Sales

Log in or register to manage email notifications about changes to datasheets or PCNs for this part.

Description

The PI6CB18401 is a 4-output very low power PCIe Gen1/Gen2/Gen3/Gen4 clock buffer. It takes an reference input to fanout four 100MHz low power differential HCSL outputs with on-chip terminations. The on-chip termination can save 16 external resistors and make layout easier. Individual OE pin for each output provides easier power management.
It uses Diodes' proprietary PLL design to achieve very low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4 requirements. Other than PCIe 100MHz support, this device also support Ethernet application with 50MHz or 125MHz via SMBus. It provides various options such as different slew rate and amplitude through strapping pins or SMBUS so that users can configure the device easily to get the optimized performance for their individual boards.

Feature(s)

  • 1.8V supply voltage
  • HCSL input: 100MHz, also suppport 50MHz or 125MHz via SMBus
  • 4 differential low power HCSL outputs with on-chip termination
  • Individual output enable
  • Programmable Slew rate and output amplitute for each output
  • Differential outputs blocked until PLL is locked
  • Strapping pins or SMBus for configuration;
  • 3.3V tolerant SMBus interface support
  • Very low jitter outputs
  • Differential cycle-to-cycle jitter <50ps
  • Differential output-to-output skew <50ps
  • ÎÎPCIe Gen1/Gen2/Gen3 compliant
  • Packaging (Pb-free & Green): 32-lead 5×5mm TQFN

Product Specifications

Product Parameters

Compliance (Only Automotive(Q) supports PPAP) Standard
Function PCIe clock buffer
Number of Outputs 4
Output Type(s) LP-HCSL
Maximum Output Frequency (MHz) 100
Additive Jitter (ps) 0.1
Supply Voltage (V) 1.8
Input Type(s) HCSL
Skew (PS) 50
Ambient or Junction Temperature (°C) -40 to 85

Technical Documents

Application Information

Design tool model software

Evaluation Boards and User Guides

Recommended Soldering Techniques

TN1.pdf

Product Change Notices (PCNs)

A PCN may only apply to specific orderable part numbers in this datasheet. Please refer to the corresponding PCN to see the exact orderable part number(s) affected.

PCN # Issue Date Implementation Date Subject
PCN-2520 2021-05-27 2021-08-27 Qualified Additional Bump Site and Assembly/Test (A/T) Sites
PCN-2328 2018-04-12 2018-10-12 Device End of Life for tray packaging only