


Revision History

Date	History
11/3/2014	First Released
11/14/2014	Update Pin Map
12/10/2014	Pin Name change

 PERICOM Enabling Serial Connectivity		Pericom Semiconductor Corporation	
Size	Document Name		Rev
Custom	Revision History		A
Date:	Wednesday, December 10, 2014	Sheet	1 of 2

PI2EQX862XUAE Typical SATA/PCIE Application Circuit



PIN CONFIGURATION for CONTROL

PIN NAME	PIN Control FUNCTION												
P16:EQ_A P9:EQ_B	Input Equalization for Channel A/B Tri-level control <table border="1"> <thead> <tr> <th></th> <th>Input Equalization for Channel A/B</th> </tr> </thead> <tbody> <tr> <td>GND</td> <td>7dB</td> </tr> <tr> <td>Open</td> <td>4dB</td> </tr> <tr> <td>VDD</td> <td>10dB</td> </tr> </tbody> </table>		Input Equalization for Channel A/B	GND	7dB	Open	4dB	VDD	10dB				
	Input Equalization for Channel A/B												
GND	7dB												
Open	4dB												
VDD	10dB												
P17:DE_A P8:DE_B	PCIE use only, Input Equalization for Channel A/B Tri-level control <table border="1"> <thead> <tr> <th></th> <th>Input Equalization for Channel A/B</th> </tr> </thead> <tbody> <tr> <td>GND</td> <td>-2.5dB</td> </tr> <tr> <td>Open</td> <td>0dB</td> </tr> <tr> <td>VDD</td> <td>-4dB</td> </tr> </tbody> </table>		Input Equalization for Channel A/B	GND	-2.5dB	Open	0dB	VDD	-4dB				
	Input Equalization for Channel A/B												
GND	-2.5dB												
Open	0dB												
VDD	-4dB												
P7:EN# P8:MODE	Hi-Z input impedance <table border="1"> <thead> <tr> <th>EN#</th> <th>MODE</th> <th>MODE Configuration</th> </tr> </thead> <tbody> <tr> <td>Low</td> <td>Low</td> <td>SATA Application</td> </tr> <tr> <td>Low</td> <td>High</td> <td>PCIE Application</td> </tr> <tr> <td>High</td> <td>x</td> <td>Chip Disable</td> </tr> </tbody> </table>	EN#	MODE	MODE Configuration	Low	Low	SATA Application	Low	High	PCIE Application	High	x	Chip Disable
EN#	MODE	MODE Configuration											
Low	Low	SATA Application											
Low	High	PCIE Application											
High	x	Chip Disable											